


NORD-10/S
MICROPROGRAM


NORSK DATA A.S





REVISION RECORD

NORD-10/S Microprogram
Publication No. ND-06.010.01



NORSK DATA A.S.

Lørenveien 57, Postboks 163 Økern, Oslo 5, Norway




TABLE OF CONTENTS

+ + +

| <i>Section:</i> | | <i>Page:</i> |
|--|--|--------------|
| 1 INTRODUCTION | | 1-1 |
| 1.1 Philosophy of Microprogramming | | 1-1 |
| 1.2 Micro Processor Instruction Set | | 1-2 |
| 1.3 Microprogram Control | | 1-2 |
| 1.4 Entry Point Generator | | 1-4 |
| 1.5 The OR Logic | | 1-5 |
| 2 MICROINSTRUCTION DESCRIPTION | | 2-1 |
| 2.1 The Arithmetic Microinstruction | | 2-1 |
| 2.2 The Interblock Microinstruction | | 2-9 |
| 2.3 The Jump Microinstruction | | 2-11 |
| 2.4 The Loop Microinstruction | | 2-13 |
| 3 THE MICROPROGRAM | | 3-1 |
| 3.1 MICMAC – Micro MAC Mnemonic Table | | 3-1 |
| 3.2 NORD-10 Instructions and their Corresponding Entry-Points | | 3-8 |
| 3.2.1 Special Entry Points | | 3-9 |
| 3.3 Labels Referenced in NORD-10 Microprogram | | 3-10 |
| 3.4 The Microprogram Listing | | 3-11 |

Figures:

| | |
|--|------|
| 1.1 Micro Instruction's Bit Assignment | 1-3 |
| 1.2 CPU Control Section | 1-7 |
| 2.1 Arithmetic μ instruction – Bit Assignment I | 2-2 |
| 2.2 Arithmetic μ instruction – Bit Assignment II | 2-4 |
| 2.3 Special Case 1 | 2-5 |
| 2.4 Special Case 1 – Illustration | 2-6 |
| 2.5 Special Case 2 | 2-7 |
| 2.6 Special Case 3 | 2-8 |
| 2.7 Interblock μ instruction – Bit Assignment | 2-10 |
| 2.8 Jump μ instruction – Bit Assignment | 2-12 |
| 2.9 Loop μ instruction – Bit Assignment I | 2-14 |
| 2.10 Loop μ instruction – Bit Assignment II | 2-15 |

READERS – Please Note!!!!

We frequently refer to the NORD computer in this manual as "NORD-10". However, this does **not** mean that it only applies to NORD-10 users. Please note that it **also** applies to NORD-10/S, NORD-12 and NORD-42 users. We have written "NORD-10" merely for convenience sake.

1 INTRODUCTION

The microprogram is designed to implement, in hardware, the instruction set of NORD-10, NORD-42 and NORD-10/S.

The microprocessor instruction set consists of four micro-instructions.

This manual describes the exact format of the four different micro-instructions together with some examples of usage.

The micro-instructions are stored in a 1k x 32 bits Read Only Memory – ROM.

Chapter 7 contains a listing of the μ -program.

The ROM is logically divided into the following sections:

- μ -programmed execution of NORD's 10/S, 10, 42 instruction repertoire
- μ -programmed operator panel driver
- μ -programmed operator communication in stop mode MOPC
- μ -programmed bootstrap loader
- μ -programmed memory check

1.1 PHILOSOPHY OF MICROPROGRAMMING

Microprogramming is primarily an orderly and systematic means of implementing control logic. By using microprogrammed control, the CPU control section may be broken down into well-defined subsections. This approach simplifies design, documentation and testing.

Flexibility is an advantage of microprogramming: new instructions may be added without changing hardware design or test methods. Alternate instruction sets are available: at present one of two floating point forms may be ordered; 32 bit or 48 bit.

1.2 MICRO PROCESSOR INSTRUCTION SET

The microprocessor instruction set consists of four instructions. These are ARITHMETIC, INTERBLOCK, JUMP and LOOP. This chapter deals with the exact format of these four instructions together with examples on how they may be used.

The operation code is contained in bits 30 and 31 in the Read Only Memory – ROM.

| <u>ROM 31</u> | <u>ROM 30</u> | <u>Instruction</u> |
|---------------|---------------|--------------------|
| 0 | 0 | ARITHMETIC |
| 0 | 1 | INTERBLOCK |
| 1 | 0 | JUMP |
| 1 | 1 | LOOP |

Refer to Figure 1.1. The format shown applies to Read Only Memory and not Microinstruction Register – MIR. The two are not necessarily identical, due to the function of the OR logic.

The four instructions will be described in the following figure.

1.3 MICROPROGRAM CONTROL

The CPU control logic transforms the content of the instruction register (IR) into a sequence of actions on CPU registers, memory and/or I/O system. These actions are controlled by a set of control signals to registers, selectors, arithmetic elements, memory, I/O system, etc. In a non-micropogrammed machine, these signals are derived directly from the instruction register and a large and complicated Time Counter/Cycle Counter. This type of control logic is not easily structured and is difficult to describe and understand.

A block diagram of the transformation from machine instructions (IR) into a sequence of microinstructions is shown in Figure 1.2. Each NORD machine instruction is executed by a sequence of one or more micro-instructions, a microprogram routine.

ARITHMETIC:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|-----|----|-------|----|----|----|----|----|----|-------|----|----|----|-----|----|----|----|----|----|---------|---|---|---|---|---|---|---|---|---|---|
| OP | | A | R | S | E | L | C | H | S | S | OR | | | | C | TC | | | | | DEST | | B | | A | | | | | | |
| 0 | 0 | ALU | | CYCLE | | | LE | V | A | V | SPECS | | | | OND | | | | | | BIT NO. | | | | | | | | | | |

INTERBLOCK:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----|----|-----|----|-------|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|-------|----|------|---|---|---|---|---|---|---|---|---|--|--|
| OP | | A | R | S | E | L | C | Y | C | Y | D | S | S | OR | | | | | | LEVEL | | DEST | | B | | A | | | | | | | |
| 0 | 1 | ALU | | CYCLE | | | RE | CT | RE | CT | DI | RE | SA | VE | SPECS | | | | | | | | | | | | | | | | | | |

JUMP:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|--|--|--|--|
| OP | C | P | R | | A | I | V | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | C | TC | | | | | | | | | | | | | | | | | |
| 1 | 0 | R | | | A | I | V | | | | | | | | | | OND | | | | | | | | | | | | | | | | | | |

LOOP:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|----|----|-----|----|----|-----|-----|----|----|----|----|----|----|----|----|----|----|----|------|-------|----|----|---|----|---|------|---|------|---|---|---|---|--|--|--|--|
| OP | | ALU | | | ALT | ALU | | | | | S | S | OR | | | 0 | 0 | S | SHIFT | S | 0 | S | TG | | | B | TERM | D | A | | | | | | |
| 1 | 1 | | | | | | | | | | S | A | V | E | | H | R | TYPE | 3 | 2 | 0 | E | T | M | CONT | | V | T | T | S | P | | | | |

Figure 1.1: Micro Instruction's Bit Assignment

The microprogram entry point is generated from the machine instruction operation code by hardware. This corresponds to the instruction decoding in a non-microprogrammed machine. The microprogram is controlled by a microprogram counter, which points to the next microinstruction to be executed from the Read Only microprogram memory (ROM). Branching may be done by the microinstruction JUMP. The microinstruction counter may be read, thus providing a simple subroutine capability. ROM word length is 32 bits. ROM content is clocked into the microinstruction register, MIR, at the end of each microinstruction. The microword contains information to establish the setting of the control lines for each cycle.

Since the microword (32 bits) is not sufficient to establish the setting of all the control lines, the microword is divided into four groups or instructions, given by ROM bits 31 and 30. The remainder of the 30 bits are in some of the instructions divided into fields having the same meaning in different instructions.

The microinstruction format is tailored to the CPU structure, while keeping the target instruction set (NORD-10) in mind in order to maintain execution efficiency. Many control signals are taken directly from MIR outputs, while others are derived by simple logic from MIR bits and a small Time Counter.

1.4 ENTRY POINT GENERATOR

Refer to Figure 1.2 for the following discussion.

A microprogram terminates by fetching the next machine instruction to be executed. The instruction is placed in the instruction register (IR). The Entry Point Generator (EPG) will then generate a unique address (Entry Point) based on the content of the instruction register (IR). This address will be clocked into the microprogram counter (MPC).

Entry points for all NORD-10 instructions which do not have sub-instruction fields, are 100_8 , 102_8 , . . . , 172_8 for operation codes 0, 1, . . . , 35_8 , respectively; i.e., the Entry Point equals $100 + (\text{operation code}) \cdot 2$.

Example:

$$\text{LDA} - \text{opcode (bits 11, 12, 13, 14 and 15)} = 01001 = 11_8$$

$$\text{Entry point} = 100 + 11_8 : 2 = 122_8$$

In location 122_8 in ROM, resides the first (of two) microinstructions which constitutes the microprogram for the LDA instruction.

A spacing of two locations between the Entry Points is chosen, due to the fact that most of these microprograms occupy two locations of ROM. This applies to the instructions:

LDA, LDX, LDT,
STA, STX, STT, STZ,
JMP, JPL.

Some other instructions, such as FSB, FAB, FMU, FDV, STF, etc., require more than two locations, but a jump to another address in the ROM where the rest of the microprogram for relevant instruction resides is executed.

For all other instructions, the Entry Point is generated according to a spacing of 16 between the EP's for the main instruction operation code such as CJP, ROP, etc. Refer to table "EP for Instructions with Sub-instructions".

Section 3.2 gives the entry points for the NORD-10 instructions.

1.5 THE OR LOGIC

The instruction set for the NORD-10 may be divided into two main groups:

1. Instructions well defined by the operation code (upper 5 bits), will not require an OR logic to be implemented.

Example:

LDA, STA, ADD, AAA, SAA.

2. Instructions not completely defined by the operation code are defined by their subinstruction field. The subinstruction field will give additional information to the operation code.

Example:

- The subinstruction field of a SHIFT instruction will give information about shift direction and shift method.
- The subinstruction field of a SKIP instruction will give information about a skip condition.

To reduce the number of Entry Points in the ROM (not having one for each combination of subinstruction field) the OR logic is introduced to take information directly from the subinstruction field in the Instruction Register (IR) to the Micro-Instruction Register (MIR). The ROM bits 16, 17 and 18 (8 combinations) decide which IR bits are to be transferred to MIR.

The subinstruction field (giving the large instruction repertoire combinations) gives, by means of the OR logic, the microprocessor the necessary information through a minimum of logic.

From Figure 1.2 we can see that micro-instruction register (MIR) bits 0-15 is the output from the OR logic. Table 1.1 describes the origin of the MIR 0-15 for the 8 different OR specifications.




Figure 1.2: CPU Control Section

| OR Specifications | | | | MIR 0-15 | | | | | | | | Comments | | | | | | | |
|-------------------|---|------|-----------------|----------|-----|-----|-----|-----|-----|----|----|----------|----|----|----|----|----|--------------|----|
| No. | Name | MNE | Instr. | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 4 | 3 | 2 | 1 | 0 | |
| 0 | NO OR | - | - | R15 | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| 1 | OR for ORBWO BOP without Dest. | ARIT | I6 I5 I4 I3 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | 0 | I2 | I1 | I0 | I1 | I0 | If I0-2 ≠ 0 | |
| | | ARIT | I6 I5 I4 I3 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | 1 | 0 | 0 | 0 | 0 | 0 | If I0-2 = 0 | |
| | | INTB | I6 I5 I4 I3 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | 0 | I2 | I1 | I0 | I1 | I0 | If I0-2 ≠ 0 | |
| | | INTB | I6 I5 I4 I3 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | 1 | 0 | 0 | 0 | 0 | 0 | If I0-2 = 0 | |
| 3 | OR for ORBW BOP with Dest. | ARIT | I6 I5 I4 I3 | 0 | I2 | I1 | I0 | R7 | R6 | R5 | R4 | 0 | I2 | I1 | I0 | I1 | I0 | If I0-2 = 2 | |
| | | ARIT | I6 I5 I4 I3 | 1 | 0 | 0 | 0 | R7 | R6 | R5 | R4 | 1 | 0 | 0 | 0 | 0 | 0 | If I0-2 ≠ 0 | |
| | | INTB | I6 I5 I4 I3 | 0 | I2 | I1 | I0 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | R1 | R0 | If I0-2 = 0 | |
| | | INTB | I6 I5 I4 I3 | 1 | 1 | 0 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | R1 | R0 | R0 | If I0-2 = 0 | |
| 4 | OR for ORSHT SKP, SHT | ARIT | R15 I10 I9 I8 | R11 | R10 | R9 | R8 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| | | ARIT | R15 I10 I9 I8 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | R1 | R0 | If not COND. | |
| | | LOOP | I5 I10 I9 R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | R1 | R0 | If COND. | |
| | | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| 5 | OR for ORROP ROP | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| | | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| | | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| | | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| 6 | OR for ORSW2 SWAP cycle 2 | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| | | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| | | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| | | ARIT | R15 R14 R13 R12 | 0 | I2 | I1 | I0 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| 7 | OR for ORSW3 SWAP cycle 3 | ARIT | R15 R14 R13 R12 | 0 | I5 | I4 | I3 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |
| | | ARIT | R15 R14 R13 R12 | 0 | I5 | I4 | I3 | R7 | R2 | I1 | I0 | 0 | I5 | I4 | I3 | I1 | I0 | I1 | |

COND. = CONDITIONAL

Ixx = IRxx

Rxx = ROMxx

Table 1.1: OR Specifications

2 MICROINSTRUCTION DESCRIPTION

2.1 THE ARITHMETIC MICROINSTRUCTION

This is the most frequently used μ -instruction in the microprogram. It is used to perform arithmetical as well as logical operations. Refer to Table 2.1.

This μ -instruction is used to set up memory communication (cycle specifications).

For communication with the internal registers three special cases of the instruction exist. Those cases are illustrated in Figures 2.3, 2.4, 2.5, and 2.6.


If bit 15 in an ARITHMETIC instruction is set, the execution of the microinstruction is dependent on the result of a specified test.

The CARM instruction is a conditional ARITHMETIC instruction using the most significant unit.

For a CARM instruction, the arithmetical or logical operation specified will not be executed if the result of the specified test is false. Any cycle specification will, however, be executed.

Note: It is the result of a previous arithmetical or logical operation using the most significant unit, which is tested.


ARITHMETIC:

Figure 2.1: Arithmetic μ instruction – Bit Assignment /

| | | | | LOGICAL OPERATION MIR 29 = 1 | | ARITHMETIC OPERATIONS MIR 29 = 0 | |
|-----|----|----|----|---------------------------------|-------|-------------------------------------|------------|
| MIR | | | | Function | Mne | Function | Mne |
| 28 | 27 | 26 | 25 | | | | |
| 0 | 0 | 0 | 0 | \bar{B} | BDIRC | B-1 | BM1 |
| 0 | 0 | 0 | 1 | $\bar{B} \cdot A$ | ANDC | | |
| 0 | 0 | 1 | 0 | $\bar{B} + A$ | ORCB | B-A-1 | BMAM1 |
| 0 | 0 | 1 | 1 | LOGICAL 1 | ONE | B | BD1 |
| 0 | 1 | 0 | 0 | $\bar{B} + A$ | ORC | | |
| 0 | 1 | 0 | 1 | \bar{A} | ADIRC | B + A + carry | PLUS ADDC |
| 0 | 1 | 1 | 0 | $B \neq A$ | EXORC | (B-A-1) + carry | BMAM1 ADDC |
| 0 | 1 | 1 | 1 | $B + \bar{A}$ | ORCA | | |
| 1 | 0 | 0 | 0 | $\bar{B} \cdot A$ | ANCB | | |
| 1 | 0 | 0 | 1 | $B \neq A$ | EXOR | B + A | PLUS |
| 1 | 0 | 1 | 0 | A | ADIR | | |
| 1 | 0 | 1 | 1 | $B + A$ | OR | | |
| 1 | 1 | 0 | 0 | LOGICAL 0 | ZERO | | |
| 1 | 1 | 0 | 1 | $B \cdot \bar{A}$ | ANDCA | B + A + 1 | PLUS ADD1 |
| 1 | 1 | 1 | 0 | $B \cdot A$ | AND | B-A | BMINA |
| 1 | 1 | 1 | 1 | B | BDIR | B+1 | BDI ADD1 |

Table 2.1: *Function Select Codes*

ARITHMETIC:




ΔH = least significant 8 bits of H register

Figure 2.2: Arithmetic μ-instruction – Bit Assignment II

ARITHMETIC

TRR — Output from Processor



NOTE: ALL numbers are in octal

Figure 2.3: Special Case 1




Figure 2.4: Special Case 1 – Illustration

ARITHMETIC

| 31 | 0 | 0 | BIT TO BE SET B, B0-17 | DEST | B ≡ 12 BIT MASK BM | A | 0 |
|----|----|----|------------------------------|------|--------------------------|---|---|
| 15 | 12 | 11 | 8 | 7 | 4 | 3 | 0 |

BIT 12-15 DEFINED BIT NO. (Position) TO BE SET IN SELECTED DESTINATION REGISTER OR THE AC REGISTER


| MNE | S | SH | SC | SCR | SP | SS |
|--------------|----|------------------------------|----|-----|----|----|
| 0 None | 10 | STATUS | | | | |
| 1 D register | 8 | Shift register | | | | |
| 2 P register | 11 | Illegal | | | | |
| 3 B register | 12 | Shift counter | | | | |
| 4 L register | 13 | | | | | |
| 5 A register | 14 | Scratch register | | | | |
| 6 T register | 15 | Not used | | | | |
| 7 X register | 16 | Saved P | | | | |
| | 17 | Saved STATUS (Scratch II) | | | | |

EXAMPLE:

LOGM BDIR B, B4 D, SCR
ARM CR BM1 B, B5 D, SS

Figure 2.5: Special Case 2

ARITHMETIC



2-8

| INTERNAL REGISTERS | | MNE | | |
|--------------------------------------|--|----------|--|--------------|
| TRA | | PAS S | 10 Not used 11 Decoded PIL: causes CPU to STOP if interrupt is off | DPL (PIM) |
| 0 Oper. panel status register | | OPR | 12 Auto load description | ALD |
| 1 Status Register | | PGS | 13 Memory error status register | PES |
| 2 Oper. Switch Register | | PVL | 14 Micro program counter | MPC |
| 3 Paging Status Register | | IC | 15 Memory error address register | PEA |
| 4 Previous level | | PID | 16 Input to H from I/O system | B10 |
| 5 Internal interrupt code | | PIE | 17 IR0-3 as B operand used by TRA/TRR instruction | BIR3 |
| 6 Priority interrupt detect | | | | |
| 7 Priority interrupt enable register | | | | |

NOTE:

All numbers are in octal. On Memory Control the TRXX signals are in decimal.


EXAMPLE:

| | | | |
|------|-------|--------|-------------------------|
| LOGM | A, IO | BIO | % I/O BUS → H REG. |
| LOGM | A, IO | B, PES | % PES → H REG. |
| ARM | A, IO | B, PIM | % PIM (Decoded PIL) → H |
| ARM | A, IO | B, PAS | % PANEL STATUS → H |

Figure 2.6: Special Case 3

2.2 THE INTERBLOCK MICROINSTRUCTION

Refer to Figure 2.7. The INTERBLOCK microinstruction is used for interlevel communication, i.e., for implementing the IRR and IRW instruction. The Interblock instruction is also used by the microprogram for saving and returning of information from scratch registers on different levels. Bit 20 is used for defining the direction of communication as described in Figure 2.7. The two levels to communicate between is always the current level, as specified by PIL — Current Program Level indicator, and the level specified by bits 12 to 15.



EXAMPLE:

```

ILOGM ADIR A,A D,SS LE7 DSPL % A REG. CURRENT LEVEL → SS REG LEVEL 7
ILOGM ADIR D,A A,SS LE7 % SS LEVEL 7 → A REG. CURRENT LEVEL
  
```

Figure 2.7: Interblock μ-instruction – Bit Assignment

2.3 THE JUMP MICROINSTRUCTION

Refer to Figure 3.9. The JUMP instruction may be divided into:

| | |
|--------------------------------|------------|
| Undonditional JUMP | — JMP |
| Conditional JUMP | — CJMP |
| Privileged Instruction JUMP | — JMP PRIV |
| Computed Address Register JUMP | — JMP, CAR |

The JMP instruction takes bits 0 - 11 as an *absolute* address.

The CJMP takes bits 0 - 11 as an absolute jump address if the specified condition is TRUE. If the specified condition is FALSE, the instruction following the CJMP will be executed.

The JMP PRIV instruction is used to generate Privileged Instruction Internal Interrupt (bit 6 in IIC if the privileged instruction executed is on Ring 0 or Ring 1). IOX, IOT and IDENT are decoded separately on 1058 Interrupt Control.

The JMP, CAR instruction is used during subroutine handling and is analogue to the EXIT machine instruction in that the absolute jump address is taken from Computed Address Register — CAR, which contains the main program return address.




Figure 2.8: Jump μ-instruction – Bit Assignment

2.4 THE LOOP MICROINSTRUCTION

Refer to Figure 2.10. The LOOP instruction is used in all SHIFT, MULTIPLY and DIVIDE operations. When execution of a LOOP instruction is started, the instruction will repeatedly be executed until a specified terminating condition occurs. In other words, the LOOP instruction will remain in the Microinstruction Register and no incrementing of the MPC (Microprogram Counter) will take place before the terminating condition is met.

During shift operations, for instance, the LOOP instruction will be executed as many times as the number of shifts specified.

The LOOP instruction may specify any arithmetical or logical operation as for the ARITHMETIC instruction. However, the LOOP instruction may specify operations on both ALU's in the same instruction (depending on bit 0). The LOOP instruction may, thus, effectively operate a 32 bits ALU. This is the case for all floating and double precision instructions.

Refer to Figure 2.10. Bit 0 controls the Alternative Arithmetic function select. If bit 0 = 0, the alternative function select will be used by both ALU's if the most significant arithmetic module's shift register bit 15 (SH_{31}) = 1. This is used by the multiply routines.

When bit 0 = 1, the alternative function select will be used if least significant arithmetic module's shift register bit 0 (SH_0) = 1. This is used by the divide routines.




Figure 2.9: Loop μ-instruction – Bit Assignment /




Figure 2.10: Loop μ-instruction – Bit Assignment II

3 THE MICROPROGRAM

3.1 MICMAC – MICRO MAC MNEMONIC TABLE

| | |
|-------|---|
| A,A | A register as A-operand |
| A,B | B register as A-operand |
| A,D | D register as A-operand |
| AC | Temporary Sum or Accumulator Register |
| ADD1 | Forced Carry Input |
| ADDC | Add Carry Input |
| A,DH | Lower 8 bits of H with sign extension as A operand |
| ADIR | A-operand Direct through Arithmetic = A |
| ADIRC | A-operand Direct Complemented = \bar{A} |
| A,H | H register as A-operand |
| A,IO | Special Case Internal Register specified as B-operand to H register |
| A,L | L register as A-operand |
| ALD | Automatic Load Descriptor |
| AND | Logical AND = A · B |
| ANDC | AND compliment – NAND = $\bar{A} \cdot \bar{B}$ |
| ANDCA | $\bar{A} \cdot B$ |
| ANDCB | $A \cdot \bar{B}$ |
| A,P | CP register as A-operand |
| A,R | R register as A-operand |
| ARL | Arithmetic operation least significant unit |
| ARM | Arithmetic operation most significant unit |

| | |
|---------|---|
| A,S | STATUS as A-operand |
| A,SCR | SCRATCH register as A-operand |
| ASH0 | Alternative ALU specs. if SH0 = 1 |
| ASH31 | Alternative ALU specs. if SH31 = 1 |
| A,SP | SAVED P as A-operand |
| A,SS | SAVED STATUS as A-operand |
| A,T | T register as A-operand |
| A,X | X register as A-operand |
| A,Z | Zero as A-operand |
| B,A | A register as B-operand |
| B,AC | AC register (Temporary SUM or ACCUMULATOR) as B-operand |
| B,2AC | 2 · AC as B-operand |
| B,ALD | ALD – Automatic Load Descriptor as B-operand |
| B,B | B register as B-operand |
| B,B0-17 | Bit number is one in Bit Mask as B-operand |
| B,CAR | Computed Address Register as B-operand |
| B,D | D register as B-operand |
| BDI | B-operand direct during arithmetic operation |
| BDIA | B-operation direct alternative ALU Specs. |
| BDIR | B-operand direct during logical operation |
| B,HAC | 1/2 AC as B-operand |
| BIO | I/O bus as source when A,IO: I/O bus as dest. when D,IO |
| B,IR | IR as B-operand |
| BIR | IR as B-operand |
| BIR3 | IR0-3 as B-operand |

| | |
|-------|---|
| B,IR3 | IR0-3 as B-operand |
| B,L | L register as B-operand |
| B,LMP | Lamp register as B operand |
| BM | B-operand = BIT MASK |
| BM1 | B-operand minus 1 |
| BM1A | B-operand minus 1, alternative ALU specs. |
| BMAA | B-operand – A-operand alternative ALU spec. |
| BMAM1 | B-operand – A-operand –1 (B-A-1) |
| BMINA | B-operand – A-operand (B-A) |
| B,MIS | Miscellaneous register as B-operand |
| BMISC | Miscellaneous register as B-operand |
| B,MPC | Micro Program Counter as B-operand |
| B,OPR | Panel Switch Register as B operand |
| B,P | CP register as B-operand |
| B,PAC | Panel Control as B-operand |
| B,PAS | Panel Status as B-operand |
| B,PES | Memory Error Status register as B-operand |
| B,PID | Priority Interrupt Detect as B-operand |
| B,PIE | PIE as B-operand |
| B,PIM | Decoded PIL as B-operand |
| B,SC | Shift Counter as B-operand |
| B,SH | Shift register as B-operand |
| B,T | T register as B-operand |
| B,X | X-register as B-operand |
| B,Z | Zero as B-operand |

| | |
|-------|---|
| CALL | Jump to subroutine |
| ,CAR | Jump address from CAR (Computed Address Register) |
| CARL | Conditional Arithmetic least significant unit |
| CARM | Conditional Arithmetic most significant unit |
| CEATR | Cycle 1, Effective address to R — no request |
| CFC | Cycle 3, Fetch |
| CHLEV | Change program level |
| CJMP | Conditional jump |
| CLOGM | Conditional logical operation most significant unit |
| CO17 | Conditional bit set and condition 7 |
| COND | Condition bit set bit 15 in ROM |
| CPTR | Cycle 2, Current P register to R register |
| CR | Cycle 7, Read contents of effective address |
| CRR1 | Cycle 6, Read contents of effective address + 1 |
| CW | Cycle 5, Write into effective location |
| CWR1 | Cycle 4, Write into effective location + 1 |
| DH | Lower 8 bits of H sign extended |
| DNO | Device number |
| D,A | A register as destination register |
| D,B | B-register as destination |
| D,D | D register as destination |
| D,IO | Special case, A-operand transferred to internal registers |
| D,L | L register as destination |
| D,P | CP register as destination |

| | |
|--------|--|
| D,S | Status register as destination |
| D,SS | Saved Status as destination |
| D,SCR | Scratch register as destination |
| D,SH | Shift register as destination |
| D,SP | Saved P as destination |
| DSPL | Destination register on level specified by bits 12-15 in ROM |
| D,T | T register as destination |
| D,X | X register as destination |
| ENDID | End input for division |
| EXOR | Exclusive OR |
| EXORC | Exclusive OR complement |
| GREM | Greater Magnitude |
| HAC | $1/2 \cdot AC$ |
| IARM | Interblock arithmetic operation most significant unit |
| IR | Instruction Register |
| IR3 | Instruction Register bit 0-3. Register number in IR0-3 as destination register |
| ILOGM | Interblock logical operation most significant unit |
| JMP | Jump |
| LE0-17 | Level number specified |
| LMP | Lamp register |
| LOGL | Logical operation least significant unit |
| LOGM | Logical operation most significant unit |
| LOOP | Loop instruction |

| | |
|--------|--|
| MIS | Miscellaneous register |
| MPC | Micro Program Counter |
| NEG | Test for negative |
| NEGM | Test for negative magnitude |
| NZERO | Test for not zero |
| OR | Inclusive OR |
| ORBW | OR for bit operations with destination |
| ORBWO | OR for bit operation without destination |
| ORC | OR complement ($\overline{A + B}$) |
| ORCA | $\overline{A} + B$ |
| ORCAR | OR with CAR |
| ORCB | $A + \overline{B}$ |
| ORIN | OR for Interblock |
| ORIN2 | OR for Interblock |
| ORROP | OR for Register Operations |
| ORSHT | OR for Shift |
| ORSKP | OR for SKP |
| OR\$W2 | OR for SWAP cycle 2 |
| OR\$W3 | OR for SWAP cycle 3 |
| PAC | Panel Control Register |
| PAS | Panel Status Register |
| PCR | Paging Control Register |
| PES | Memory Error Status Register |
| PIM | Decoded PIL |
| PLUS | A-operand + B-operand |

| | |
|-------|--|
| PLUSA | A-operand + B-operand alternative specs. |
| POS | Test for positive |
| POSM | Test for positive magnitude |
| PRIV | Privileged instructions |
| S | STATUS – Register |
| SACO | Save Carry and Overflow |
| SC | Shift Counter |
| SCR | Scratch Register |
| SH | Shift Register |
| SH32 | 32 bits shift |
| SHAR | Arithmetic Shift |
| SHLI | Link end input |
| SHR | Shift right |
| SHRO | Rotational Shift |
| SHZE | Zero end input |
| SNEG | Sign negative |
| SPOS | Sign positive |
| SS | Saved Status Register |
| TGAC0 | TG = 1 if AC0 = 1 |
| TGS0 | TG = 1 if SUM0-31 = 0 |
| TGSH0 | TG = 1 if SH0=1 |
| TSCO | Terminate when Shift Counter = 0 |
| TSH31 | Terminate when Shift Counter = 0 or SH ₃₁ = 1 |
| TSH22 | Terminate when SH22 = 1 (32 bits floating) |
| Z | Test for zero |

3.2 NORD-10 INSTRUCTIONS AND THEIR CORRESPONDING ENTRY-POINTS

| | | | | | |
|-------|-------------|------|-------------|------|-------------|
| AAA | : 352 | IRW | : 256 | RCLR | : 230 |
| AAB | : 350 | JAF | : 306 | RDCR | : 231 |
| AAT | : 354 | JAN | : 302 | RDIV | : 207 |
| AAX | : 356 | JAP | : 300 | REXO | : 224 - 225 |
| AAD | : 130 | JAZ | : 304 | RINC | : 232 |
| AND | : 134 | JMP | : 152 | RMPY | : 205 |
| BANC | : 374 | JNC | : 312 | RORA | : 226 - 227 |
| BAND | : 375 | JPC | : 310 | RSUB | : 233 |
| BLDA | : 373 | JPL | : 156 | SAA | : 342 |
| BLDC | : 372 | JXN | : 316 | SAB | : 340 |
| BORA | : 377 | JXZ | : 314 | SAD | : 274 |
| BORC | : 376 | LBYT | : 211 | SAT | : 344 |
| BSET | : 360 - 363 | LDA | : 122 | SAX | : 346 |
| BSKP | : 364 - 367 | LDD | : 112 | SBYT | : 213 |
| BSTA | : 371 | LDF | : 116 | SHA | : 270 |
| BSTC | : 370 | LDT | : 124 | SHD | : 264 |
| COPY | : 230 | LDX | : 126 | SHT | : 260 |
| DNZ | : 250 | LRB | : 252 | SKP | : 200 |
| EXIT | : 230 | MCL | : 240 | SRB | : 252 |
| EXR | : 203 | MIN | : 120 | STA | : 102 |
| FAD | : 140 | MIX3 | : 215 | STD | : 110 |
| FDV | : 146 | MON | : 254 | STF | : 114 |
| FMU | : 144 | MPY | : 150 | STT | : 104 |
| FSB | : 142 | MST | : 240 | STX | : 106 |
| IDENT | : 217 | NLZ | : 246 | STZ | : 100 |
| IOF | : 242 | ORA | : 136 | SUB | : 132 |
| ION | : 242 | POF | : 242 | SWAP | : 220 - 221 |
| IOT | : 170 | PON | : 242 | TRA | : 240 |
| IOX | : 172 | RADD | : 230 - 237 | TRR | : 240 |
| IRR | : 256 | RAND | : 222 - 223 | WAIT | : 244 |

3.2.1 *Special Entry Points*

Entry Point: (ADR)

- | | |
|------|---|
| 0 | Entry point for STOP mode. It is automatically entered if the STOP signal is on during a fetch cycle (pushing the STOP button or executing a WAIT instruction). |
| 1 | Entry point for MASTER CLEAR. (Pushing the master clear button or power turn-on.) |
| 400 | Entry point for program interrupt, both internal and external. |
| 1000 | Entry point for operator's panel interrupt. It is entered with 3 milli-seconds interval when a general register or memory is displayed on the operator's panel. |
| 1400 | Entry point for coincident operator's panel and program interrupt. |
| 1657 | μ program memory check. |

3.3

LABELS REFERENCED IN NORD-10 MICROPROGRAM

| | | | | | |
|-------|--------|--------|--------|--------|--------|
| ACT | : 1756 | IEXA | : 1425 | OUTCH | : 1735 |
| ACT1 | : 1766 | IEXA1 | : 1424 | PANINC | : 1226 |
| ADDF | : 472 | IEXAM | : 1421 | PANT1 | : 1256 |
| ASS8 | : 1176 | INCH | : 1716 | PANT2 | : 1257 |
| BANCC | : 1026 | INV | : 553 | PANTT | : 1236 |
| BANDC | : 1023 | IOTC | : 402 | POSDV | : 650 |
| BANK | : 1373 | IOXR | : 1632 | PRLF | : 1430 |
| BIN | : 1645 | IRD | : 1365 | PUTGC | : 657 |
| BINL | : 1532 | KONE2 | : 154 | QUM | : 1134 |
| BLDAC | : 1020 | KONE3 | : 1037 | RDEP | : 1476 |
| BLDCC | : 1015 | LDBC | : 64 | RDIVC | : 677 |
| BONÉ1 | : 1022 | LDDC | : 336 | REAC | : 1077 |
| BORAC | : 1031 | LDFC | : 335 | REDEP | : 1403 |
| BORCC | : 1034 | LEFT | : 74 | REGDP | : 1412 |
| BSBAC | : 1002 | LEFTB | : 437 | RESTA | : 1304 |
| BSBSH | : 361 | LOAD | : 1503 | RETPA | : 1462 |
| BSKC | : 420 | MAS1 | : 1602 | RETU | : 1224 |
| BSKCC | : 414 | MAS2 | : 1622 | RETU1 | : 1223 |
| BSOC | : 416 | MASS | : 1601 | RETU5 | : 1434 |
| BSTAC | : 1011 | MCLS | : 331 | REX | : 1443 |
| BSTCC | : 1005 | MCLS | : 1774 | REXAM | : 1321 |
| BSZC | : 422 | MCRY1 | : 616 | RLOOP | : 1201 |
| CHCR | : 1343 | MEXM | : 1456 | RPANT | : 1717 |
| CIIP | : 1041 | MINC | : 41 | RPDEP | : 1404 |
| CLC | : 1441 | MLOOP | : 1767 | RSTRT | : 1576 |
| CRY1 | : 501 | MM0 | : 1661 | SADC | : 175 |
| DEO | : 1516 | MM1 | : 1662 | SEEK | : 1535 |
| DEPP | : 1467 | MM2 | : 1663 | SETAD | : 1446 |
| DNZC | : 2 | MM3 | : 1664 | SIKI | : 1536 |
| DOLET | : 1505 | MM4 | : 1674 | SLRB | : 727 |
| DOLL | : 1501 | MM00 | : 1660 | SRB | : 16 |
| EASS8 | : 1220 | MM41 | : 1677 | STBC | : 424 |
| EQUAL | : 536 | MONC | : 654 | STDC | : 166 |
| ERDP | : 1326 | MOPC | : 1054 | STFC | : 165 |
| ERR | : 1712 | MOPCM | : 1043 | STFP | : 1307 |
| ETSGN | : 1504 | MOPCR | : 1060 | STLP | : 1554 |
| EXAM | : 1273 | MPYC | : 753 | STORB | : 444 |
| EXECC | : 160 | MPYDC | : 661 | STPR | : 1310 |
| EXRO | : 1300 | NDEP | : 1360 | STSP | : 1305 |
| EXTN | : 1574 | NECHP | : 1160 | SUBF | : 525 |
| FADC | : 454 | NED1 | : 505 | SUBF2 | : 524 |
| FAFSC | : 456 | NLZC | : 52 | SUBF3 | : 543 |
| FDVC | : 621 | NOINV | : 556 | SWPC | : 47 |
| FDVO | : 566 | NORMA2 | : 521 | SWPCC | : 46 |
| FETC5 | : 341 | NRDP | : 1406 | TGTN | : 645 |
| FETCH | : 101 | NRDP1 | : 1410 | TRRS | : 327 |
| FETCZ | : 343 | NYFAF | : 1075 | TTGN | : 613 |
| FMUC | : 572 | OUT1 | : 1736 | TTMMC | : 320 |
| FSBC | : 451 | OUT2 | : 1743 | WAITC | : 772 |
| GETR | : 353 | OUT3 | : 1754 | ZIR6 | : 410 |
| IEX | : 1436 | OUT8 | : 1146 | ZTAD | : 567 |

3.4 THE MICROPROGRAM LISTING

0000 JMP 1402
 0001 JMP 1401
 %STOP
 ,ASTER CLEAR

0002 %ROUTINE TO CONVERT FROM FLOATING NUMBER IN T, A, D-REG,
 0002 %TO INTEGER NUMBER IN A-REG
 0002 %D-REG AND T-REG IS SET TO ZERO

| | | ADDRESS: | |
|------|-------|-----------------------------|-------------------------|
| 0002 | DNZC, | ARM PLUS A,DH B,T D,A | %T + ΔH → A |
| 0003 | | ARM PLUS D,SS B,B4 A,A | %A + 20 → SS |
| 0004 | | LOGM AND B,B16 A,SS | %TEST BIT 16 in SS-REG |
| 0005 | | CJMP ZERO ZTAD | %JMP IF OVERFLOW |
| 0006 | | LOGM AND D,D B,B16 A,A | %TEST BIT 16 IN A-REG |
| 0007 | | CJMP NZERO FETCZ | %JMP IF OVERFLOW |
| 0010 | | LOGM ADR A,A D,SC | %SET SHIFTCOUNT |
| 0011 | | LOOP SHR SHZE TSC0 | %SHIFT RIGHT TO SC = 0 |
| 0012 | | LOGM BDIR B,SH D,A | %SH → A |
| 0013 | | LOGM BDIR B,T | %TEST SIGN |
| 0014 | | CARM SNEG BMINA A,A B,Z D,A | %INVERT IF SIGN NEG |
| 0015 | | LOGM CFC ADIR A,Z D,T | %O → T, FETCH |
| 0016 | SRB, | ARM BM1 B,X D,P CPTR | %STORE BLOCK, X -1 → CP |
| 0017 | | LOGM ADIR A,SP D,P | %UNSAVE CP |
| 0020 | | ILOGM ADIR ORIN2 A,SP | %READ SP SPES, LEV |
| 0021 | | LOGM CWR1 A,SP | %STORE SP |
| 0022 | | ILOGM ADIR ORIN2 A,X | %READ X |
| 0023 | | ARM CWR1 A,SP | %READ T |
| 0024 | | ILOGM ADIR ORIN2 A,T | %READ A |
| 0025 | | ARM CWR1 A,SP | %READ D |
| 0026 | | ILOGM ADIR ORIN2 A,A | %READ L |
| 0027 | | ARM CWR1 A,SP | |
| 0030 | | ILOGM ADDR A,D ORIN2 | |
| 0031 | | ARM CWR1 A,SP | |
| 0032 | | ILOGM ADIR ORIN2 A,L | |

| | | | |
|------|----------------------|---|--|
| 0033 | ARM CWR1 A,SP | | |
| 0034 | ILOGM ADIR ORIN2 A,S | %READ STATUS | |
| 0035 | ARM CWR1 A,SP | | |
| 0036 | ILOGM ADIR ORIN2 A,B | %READ B | |
| 0037 | LOGM CWR1 A,SP | | |
| 0040 | ARM CFC | %FETCH' | |
| 0041 | MINC, | LOGM ADIR A,R D,P ARM BM1 B,P D,P ARM CPTR PLUS ADD1 A,H B,Z D,SCR LOGL CWR1 BDIR A,SCR B,SH D,P CARM ZERO CFC PLUS ADD1 A,P B,Z D,P LOGM ADIRC ORSW3 LOGM ADIR ORSKP D,SP ARM ORSW3 BD1 LOGM CFC ORSW2 COND CO17 ADIR A,SP | %R → CP %CP -1 → CP %CP → R H + 1 → SCR %SCR → (R + 1), SH(L) → CP %CP + 1 → CP %ZERO:CP + 1 → CP %REG → REG (ONE'COMPL) |
| 0042 | | % | |
| 0043 | | | |
| 0044 | | | |
| 0045 | | | |
| 0046 | SWPCC, SWPC, | | |
| 0047 | | | |
| 0050 | | | |
| 0051 | | | |
| 0052 | | | |
| 0052 | 0052 | %ROUTINE TO CONVERT FROM INTEGER TO FLOATING NUMBER %INTEGER IN A-REG, FLOATING IN T,A,D-REG | |
| 0052 | NLZC, | LOGM ADIR A,A D,SH CJMP ZERO ZTAD ARL B,B16 PLUS A,DH D,T CJMP POS * ₃ | %A → SH %RESULT ZERO IF A = 0 %40000 + H (0-7) → T, T → AC(L) |
| 0053 | | 567 | |
| 0054 | | | |
| 0055 | | | |
| 0056 | | | |
| 0057 | | | |
| 0060 | | | |
| 0061 | | | |
| 0062 | | | |
| 0063 | | | |
| 0064 | LDBC, | LOGM ADIR A,X ARM BM1 B,HAC D,SH | %X → AC %1/2* AC -1 → SH |
| 0065 | | | |

| | | |
|------|-------------------------------|--------------------------------|
| 0066 | ARM CPTR PLUS A, T B, SH D, P | %T + SH → CP, CP → R |
| 0067 | LOGM CRRI ADIR A, SP D, P | % $\bar{X} + 1$) → H, SP → CP |
| 0070 | LOGM AND A, X B, B0 | %TEST LEFT RIGHT |
| 0071 | CJMP ZERO LEFT | %377 → SH |
| 0072 | ARM BM1 B, B10 D, SH | %BYTE → A-REG, FETCH |
| 0073 | LOGM CFC AND A, H B, SH D, A | %7 → SC |
| 0074 | ARM BM1 B, B3 D, SC | %H → AC |
| 0075 | ARM PLUS A, H B, Z | |
| 0076 | LOOP SHR BDI BDIR B, HAC SHZ | |
| 0077 | LOGM CFC BDIR B, HAC D, A | %BYTE → A-REG, FETCH |
| 0100 | | |
| 0100 | ARMCW A, Z | %STZ, ZERO → EFFECTIVE ADDRESS |
| 0101 | FETCH, ARM CFC | %FETCH REQUEST |
| 0102 | ARM CW A, A | %STA, A-REG → EA |
| 0103 | ARM CFC | %FETCH |
| 0104 | ARM CW A, T | %SST, T-REG, → EA |
| 0105 | ARM CFC | %FETCH |
| 0106 | ARM CW A, X | %STX, X-REG → EA |
| 0107 | ARM CFC | %FETCH |
| 0110 | ARM CW A, A | %STD, A-REG → EA |
| 0111 | JMP STDC | |
| 0112 | ARM CR | |
| 0113 | JMP LDDC | %LDD, (EA) → H |
| 0114 | ARM CW A, T | |
| 0115 | JMP STFC | |
| 0116 | ARM CR | |
| 0117 | JMP LDFC | |
| 0120 | LOGL CR ADIR A, P D, SH | %MIN, CP → SB |
| 0121 | JMP MINC | READ MEMORY |
| 0122 | ARM CR | |
| 0123 | LOGM CFC ADIR A, H D, A | %LDA, (EA) → H |
| 0124 | ARM CR | %H → A, FETCH REQUEST |
| 0125 | LOGM CFC ADIR A, H D, T | %LDT, (EA) → H |
| | | %H → T, FETCH REQUEST |
| | | 4 _i |

| | | |
|------|-----------------------------------|-----------------------------|
| 0126 | ARM CR | %LDX, (EA) → H |
| 0127 | LOGM CFC ADR A, H D, X | %H → X, FETCH REQUEST |
| 0130 | ARM CR | %ADD, (EA) → H |
| 0131 | ARM CFC PLUS SACO A, H B, A D, A | %H + A → A, FETCH |
| 0132 | ARM CR | %SUB, (EA) → H |
| 0133 | ARM CFC BMINA SACO A, H B, A D, A | %A - H → A, FETCH |
| 0134 | ARM CR | %AND, (EA) → H |
| 0135 | LOGM CFC AND A, H B, A D, A | %A · H → A, FETCH |
| 0136 | ARM CR | %OR, (EA) → H |
| 0137 | FAD, | %A + H → A, FETCH |
| 0140 | JMP FADC | %STARTADD. FAD, RESET "TG" |
| 0141 | FSB, | %START FSB, RESET "TG" |
| 0142 | JMP FSBC | |
| 0143 | LOGM ANDCB B, B1 A, S D, S | 454 |
| 0144 | JMP FMUC | 451 |
| 0145 | LOGM ANDCB B, B1 A, S D, S | 572 |
| 0146 | JMP FDVC | 621 |
| 0147 | LOGM BDIR B, B4 D, SC | |
| 0150 | JMP MPYC | 753 |
| 0151 | ARM CEATR | |
| 0152 | LOGM CFC ADR A, R D, P | %JMP, EA → R |
| 0153 | KONE2, | %R → CP, (R) → H, IR |
| 0154 | LOGM AND CB B, BM ORBW | %0 → SPECIFIED BIT |
| 0155 | LOGM CFC OR B, B2 A, S D, S | %1 → K, FETCH |
| 0156 | LOGM CEATR ADR A, P D, L | %JPL, EA → R, CP → L |
| 0157 | LOGM CFC ADR A, R D, P | %R → CP, (R) → H, IR |
| 0160 | LOGM ADIR ORSKP D, SP | %REG → SP |
| 0161 | LOGM EXOR A, H B, AC D, SS | %TEST EXEC. INSTR IN REG |
| 0162 | LOGM AND CB A, SS B, SH | % |
| 0163 | CJMP ZERO FETCZ | %JMP IF EXECUT INSTR IN REG |
| 0164 | ARM A, SP B, IR D, 10 | %INSTRU. → IR |
| 0165 | ARM CWRI A, A | %A → (R + 1) |
| 0166 | ARM CWRI A, D | %D → (R + 1) |
| 0167 | ARM CFC | |
| 0170 | JMP PRIV IOTC | %JMP IOT CONTINUE |

| | | | |
|------|-----------------|--|--|
| 0171 | FETC1, IOX, | LOGL CFC BDIR B, SH D, D LOGM ADIR A, A BIO D, IO | %SH(L) → D, FETCH %A - REG → IO-BUS ↑BUS → H-REG |
| 0172 | | LOGM A, IO BIO | %H-REG → A-REG FETCH |
| 0173 | | LOGM CFC ADIR A, H D, A | %SHIFT, TERM:SC = 0 |
| 0174 | SADC, | LOOP ORSHT SH32 TSC0 | %SH → A |
| 0175 | | LOGM BDIR B, SH D, A | %SH(L) → D, FETCH |
| 0176 | | LOGL CFC BDIR B, SH D, D | %SSKP |
| 0177 | | ARM BMINA ORSKP | CARM ORSKP PLUS ADD1 CFC A, Z B, P D, P %TRUE CP + 1 → CP, FETCH |
| 0200 | | LOGL CFC BDIR B, 2AC D, D | %2AC(L) → D |
| 0201 | FETC2, EXEC, | ARM BMI B, B6 D, SH | %EXECUTE, GENERATE MASK |
| 0202 | | JMP EXEC | 160 |
| 0203 | | LOGM ADIR ORSKP D, SP | %FIRST OPERAND → SP , REGISTER MULTIPLY |
| 0204 | RMPY, | JMP MPYD | 661 |
| 0205 | | LOGM BDIR B, B4 D, SC | %2I → SC, REGISTER DIVIDE |
| 0206 | | JMP RDIVC | 677 |
| 0207 | RDIV, | LOGM ADIR A, P D, SP | %LOAD BYTE, CP → SP |
| 0210 | LDB, | JMP LDRC | 64 |
| 0211 | | LOGM ADIR A, P D, SP | %STORE BYTE, SAVE CP REG |
| 0212 | | JMP STBC | 424 |
| 0213 | | ARL BMI B, A D, SCR | %INSTR:(A - 1) * 3 → SCRA → AC |
| 0214 | MPX3, | ARL CFC PLUS A, SCR B, 2AC D, X | %2 · AC + SCR → SCR |
| 0215 | | JMP IOX | 172 |
| 0216 | | JMP SWPC | %IDENT |
| 0217 | IDENT, | JMP SWPCC | 47 |
| 0220 | | LOGM CFC AND ORROP | %SWAP CM1 |
| 0221 | | LOGM CFC ANDCA ORROP | %RAND, D · S → <u>D</u> |
| 0222 | | LOGM CFC EXOR ORROP | %RAND CM1, D · S → D |
| 0223 | | LOGM CFC EXORC ORROP | %REXO, DVS → D |
| 0224 | | LOGM CFC OR ORROP | %REXO CM1, <u>DVS</u> → D |
| 0225 | | LOGM CFC ORCA ORROP | %RORA, D + S → D |
| 0226 | | LOGM CFC ORCAC ORROP | %OR CM1. D + <u>S</u> → D |
| 0227 | | ARM CFC PLUS ORROP SACO | %RADD, COPY, EXIT, RCLR, D + <u>S</u> → D |
| 0230 | | ARM CFC BMAM1 ORROP SACO | %RADD CM1, D - S - 1 → D, RDCCR |
| 0231 | | ARM CFC PLUS ADD1 ORROP SACO | %RADD AD1, D + S + 1 → D, RINC |
| 0232 | | ARM CFC BMINA ORROP SACO | %RADD AD1 CM1, D - S → D RSUB |
| 0233 | | ARM CFC PLUS ADDC ORROP SACO | %RADD ADC, D + S # C → D |
| 0234 | | | |

| | | |
|------|-------------------------------|-------------------------------------|
| 0235 | ARM CFC BMAMI ADDC ORROP SACO | %RADD ADC CM1, D - S - 1 + C → D |
| 0236 | ARM CFC PLUS ADD1 ORROP SACO | %RADD AD1 ADC D + S + 1 → D |
| 0237 | ARM CFC BMINA ORROP SACO | %RADD AD1 ADC CM1, D - S → D |
| 0240 | LOGM AND A, H B, B6 | %MST, MCL, TRA, TRR, TEST BIT 6 |
| 0241 | JMP PRIV TTMMC | |
| 0242 | JMP PRIV CNPP | |
| 0243 | 0 | |
| 0244 | WAIT, | ARM A, I0 B, PID |
| 0245 | NLZ, | JMP PRIV WAITC |
| 0246 | | LOGM BDIR B, Z D, D |
| 0247 | DNZ, | JMP NLZC |
| 0250 | | LOGM ADR D, SH A, A |
| 0251 | | JMP DNZC |
| 0252 | | LOGM ADR A, P D, SP |
| 0253 | | JMP PRIV SLRB |
| 0254 | MON, | LOGM BDIR B, B4 D, SCR |
| 0255 | PUTG, | JMP MONC |
| 0256 | | LOGM AND A, H B, B7 |
| 0257 | | JMP PRIV PUTGC |
| 0260 | | LOGM ADR A, H D, SC |
| 0261 | | LOGM ADR A,T D,SH |
| 0262 | | LOOP ORSHT TSC0 |
| 0263 | | LOGM CFC BDIR B, SH D, T |
| 0264 | | LOGM ADR A, H D, SC |
| 0265 | | LOGM ADR A, D D, SH |
| 0266 | | LOOP ORSHT TSC0 |
| 0267 | | LOGM CFC BDIR B, SH D, D |
| 0270 | | LOGM ADR A, H D, SC |
| 0271 | | LOGM ADR A, A D, SH |
| 0272 | | LOOP ORSHT TSC0 |
| 0273 | | LOGM CFC BDIR B, SH D, A |
| 0274 | | LOGM ADR A, H D, SC |
| 0275 | | LOGM ADR A, A D, SH |
| | | %READ PID |
| | | %START NLZ, 0 → D |
| | | %START DNZ, A → SH |
| | | %LOAD/STORE REGISTER BLOCK, CP → SP |
| | | %MONITOR CALL, 4 → SCR |
| | | %TEST IRR, IRW |
| | | %SHT, H(0 - 5) → SC |
| | | %T → SH |
| | | %SHIFT TO SC = 0 |
| | | %SH → T, (R) → H, IR |
| | | %SHD, H (0 - 5) → SC |
| | | %D → SH |
| | | %SHIFT TO SC = 0 |
| | | %SH → D |
| | | %SHA, H (0 - 5) → SC |
| | | %A → SH |
| | | %SHIFT, TERMINATION:SC = 0 |
| | | %SH → A, (R) → H, IR |
| | | %SAD, H (0-5) → SC |
| | | %A → SH |

| | | |
|--------------------------------|--|--|
| | | %D → SH (LEAST SIGNIFICANT) |
| 0276 | | |
| 0277 | | |
| 0300 | | %IAP, EA → R, TEST A %{A > 0}:R → CP, (R) → H, IR |
| 0301 | | %JAN, EA → R TEST A |
| 0302 | | %{A < 0}:R → CP, (R) → H, IR |
| 0303 | | %JAZ, EA → R, TEST A |
| 0304 | | %A = 0:R → CP, (R) → H, IR |
| 0305 | | %JAF, EA → R, TEST A |
| 0306 | | %{A ≠ 0}:R → CP, (R) → H, IR |
| 0307 | | %JPC, X + 1 → X, EA → R |
| 0310 | | %{X > 0}:R → CP, (R) → H, IR |
| 0311 | | %JNC, X + 1 → X, EA → R |
| 0312 | | %{X < 0}:R → CP, (R) → H, IR |
| 0313 | | %JXZ, EA → R, TEST X |
| 0314 | | %{X < 0}:R → CP |
| 0315 | | %JXN, EA → R, TEST X |
| 0316 | | %{X < 0}:R → CP, (R) → H, IR |
| 0317 | | %JMP IF BIT 6 = 0 |
| 0320 | | %TEST BIT 7 |
| 0321 | | %JMP IF BIT 7 = 0 |
| 0322 | | %MST, REG → H |
| 0323 | | %H + A → SP |
| 0324 | | %SP → REG |
| 0325 | | |
| 0326 | | %TRR, A → REG |
| 0327 | | |
| 0330 | | %MCL, REG → H |
| 0331 | | %N(A), H → SP |
| 0332 | | %SP → REG |
| 0333 | | |
| 0334 | | %H → T, (R + 1) → H |
| 0335 | | %H → A, (R + 1) → H |
| 0336 | | %H → D, (R) → H, IR |
| 0337 | | |
| 175 | | |
| | | |
| LOGL ADIR A, D D, SH | | |
| JMP SADC | | |
| LOGM CEATR ADIR A, A | | |
| CLOGM CFC POS ADIR A, R D, P | | |
| LOGM CEATR ADIR A, A | | |
| CLOGM CFC NEG ADIR A, R D, P | | |
| LOGM CEATR ADIR A, A | | |
| CLOGM CFC ZERO ADIR A, R D, P | | |
| LOGM CEATR ADIR A, A | | |
| CLOGM CFC NZERO ADIR A, R D, P | | |
| ARM CEATR BDI ADD1 B, X D, X | | |
| CLOGM CFC SPOS ADIR A, R D, P | | |
| ARM CEATR BDI ADD1 B, X D, X | | |
| CLOGM CFC SNEG ADIR A, R D, P | | |
| LOGM CEATR ADIR A, X | | |
| CLOGM CFC ZERO ADIR A, X | | |
| LOGM CEATR ADIR A, X | | |
| CLOGM CFC NEG ADIR A, R D, P | | |
| CJMP ZERO ZIR6 | | |
| LOGM AND A, H B, B7 | | |
| CJMP ZERO TRRS | | |
| ARM A, IO BIR3 | | |
| MSTS, | | LOGM OR A, H B, A D, SP |
| | | LOGM ADIR A, SP BIR3 D, 10 |
| 0324 | | JMP FETCH |
| 0325 | | LOGM A, A BIR3 D, IO ADIR |
| 0326 | | JMP FETCH |
| 0327 | | ARM A, IO BIR3 |
| 0330 | | LOGM ANDCB A, H B, A D, SP |
| 0331 | | LOGM A, SP BIR3 D, IO ADIR |
| 0332 | | JMP FETCH |
| 0333 | | LOGM CRR1 ADIR A, H D, T |
| 0334 | | LOGM CRR1ADIR A, H D, A |
| 0335 | | LOGM CFC ADIR A, H D, D |
| 0336 | | |
| 0337 | | |
| 101 | | |

| | | | |
|------|--------|-------------------------------------|------------------------------------|
| 0340 | | LOGM CFC ADIR A, DH D, B | %H (0-7) → B, FETCH |
| 0341 | FETC5, | LOGL BDIR B, AC D, D CFC | %AC (L) → D |
| 0342 | FETCZ, | LOGM CFC ADIR A, DH D, A | %SAA, H (0-7) → A, (R) → H, IR |
| 0343 | | LOGM CFC OR A, S B, B3 D, S | %1 → Z, FETCH |
| 0344 | | LOGM CFC ADIR A, DH D, T | %SAT, H(0-7) → T, (R) → H, IR |
| 0345 | JMP * | | %SAX, H(0-7) → X, (R) → H, IR |
| 0346 | | LOGM CFC ADIR A, DH D, X | %DECR, EXPONENT, FETCH |
| 0347 | FETC3, | ARM CFC BMI B, T D, T | %AAB, H(0-7) + B → B (R) → H, IR |
| 0350 | | ARM CFC PLUS SACO A, DH B, B D, B | |
| 0351 | | 0 ARM CFC PLUS SACO A, DH B, A D, A | %AAA, H (0-7) + A → A, (R) → H, IR |
| 0352 | | ILOGM CFC ADIR ORBWO D, A | %REG → A, FETCH, IRR |
| 0353 | GETR, | ARM CFC PLUS SACO A, DH B, T D, T | %AAT, H(0-7) + T → T, (R) → H, IR |
| 0354 | OVERF, | LOGM OR B, B5 A, S D, S CFC | %SET STATIC OVERF, FETCH |
| 0355 | | ARM CFC PLUS SACO A, DH B, X D, X | %AAX, H(0-7) + X → X, (R) → H, IR |
| 0356 | FETC4, | LOGL CFC BDIR B, 2AC D, D | %2 · AC(L) → D, FETCH |
| 0357 | | LOGM ANDCB B, BM ORBW CFC | %BSET ZERO |
| 0360 | BSBSH, | LOGM OR B, BM ORBW CFC | %BSET ONE |
| 0361 | | LOGM EXOR B, BM ORBW CFC | %BSET BCM |
| 0362 | | JMP BSBAC | %JMP TO BSET BAC |
| 0363 | | JMP BSZC | %JMP TO BSKP ZERO |
| 0364 | | JMP BSOC | 422 %JMP TO BSKP ONE |
| 0365 | | JMP BSKCC | 416 %JMP BSKP K0 |
| 0366 | | JMP BSKC | 1005 %JMP BSKP K |
| 0367 | | JMP BSTCC | 420 %JMP BSTC |
| 0370 | | JMP BSTAC | 1005 %JMP BSTA |
| 0371 | | JMP BLDCC | 1011 %JMP BLDC |
| 0372 | | JMP BLDAC | 1015 %JMP BLDA |
| 0373 | | JMP BANCC | 1020 %JMP BANC |
| 0374 | | JMP BANDC | 1026 %JMP BAND |
| 0375 | | JMP BORCC | 1023 %JMP BORA |
| 0376 | | JMP BORAC | 1031 %INTERRUPT, SAVE CP-REG |
| 0377 | | LOGM CHLEV ADIR A, P D, SP | %SAVE CP AND FETCH ON NEW LEVEL |
| 0400 | | LOGM CFC ADIR A, SP D, P | %A-REG → IO-BUS |
| 0401 | IOTC, | LOGM ADIR A, A BIO D, IO | |
| 0402 | | | |

| | | | | | | | | |
|------|--------|------------------------------------|------|--|--|--|--|--|
| 0403 | | LOGM A, IO BIO | | | | | | |
| 0404 | | LOGM ADIR A, H D, A | | | | | | |
| 0405 | | LOGM A, IO B, PES | | | | | | |
| 0406 | | LOGM ADIR A, H | | | | | | |
| 0407 | ZIR6, | CARM CFC SNEG BEI ADD1 B, P D, P | 1774 | | | | | |
| 0410 | | LOGM AND A, H B, B7 | | | | | | |
| 0411 | | CJMP NZERO MC1S | | | | | | |
| 0412 | | ARM A, IO BIR 3 | 422 | | | | | |
| 0413 | | LOGM CFC ADIR A, H D, A | | | | | | |
| 0414 | BSKCC, | LOGM AND A, S B, B2 | | | | | | |
| 0415 | | CJMP NZERO BSZC | | | | | | |
| 0416 | BSOC, | LOGM AND ORBWO B, BM | | | | | | |
| 0417 | | CARM CFC NZERO BDI ADD1 B, P D, P | | | | | | |
| 0420 | BSKC, | LOGM AND A, S B, B2 | | | | | | |
| 0421 | | CJMP NZERO BSOC | 416 | | | | | |
| 0422 | BSZC, | LOGM AND ORBWO B, BM | | | | | | |
| 0423 | | CARM CFC ZERO BDI ADD1 B, P D, P | | | | | | |
| 0424 | | % IF SPECIFIED BIT = 0:CP + 1 → CP | | | | | | |
| 0424 | STBC, | ARM BDI B, X | | | | | | |
| 0425 | | ARM BM1 B, HAC D, SH | | | | | | |
| 0426 | | ARM CPTR PLUS A, T B, SH D, P | | | | | | |
| 0427 | | ARM PLUS A, SP B, Z D, P CRR1 | | | | | | |
| 0430 | | ARM CPTR PLUS A, T B, SH D, P | | | | | | |
| 0431 | | ARM BM1 B, B10 D, SCR | | | | | | |
| 0432 | | LOGM AND B, B0 A, X | | | | | | |
| 0433 | | CJMP ZERO LEFTB | | | | | | |
| 0434 | | LOGM AND A, SCR B, A D, SS | | | | | | |
| 0435 | | LOGM ADIRC A, SCR D, SH | | | | | | |
| 0436 | | JMP STORB | 437 | | | | | |
| 0437 | LEFTB, | ARM BM1 B, B3 D, SC | 444 | | | | | |
| 0440 | | LOGL BDIR B, A | | | | | | |
| 0441 | | LOOP BDI BDIA B, 2AC | | | | | | |
| 0442 | | LOGL BDIR B, 2AC D, SS | | | | | | |
| 0443 | | LOGM ADIR A, SCR D, SH | | | | | | |
| | | % TEST LEFT RIGHT | | | | | | |
| | | % MASK OUT RIGHT PART | | | | | | |
| | | %7 → SC | | | | | | |
| | | % SHIFT TO LEFT BYTE | | | | | | |

| | | | |
|------|--------|---|--|
| 0444 | STORB, | LOGM AND A, H B, SH D, SH LOGM ADIR A, SP D, P LOGM OR A, SS B, SH D, SS LOGM CWR1 A, SS LOGM CFC | %SP → CP %NEW BYTE + OLD BYTE → SS-REG %STORE BYTE %FETCH |
| 0445 | | | |
| 0446 | | | |
| 0447 | | | |
| 0450 | | | |
| 0451 | FSBC, | ARM CR NMI B, B5 D, SS LOGM EXOR B, B17 A, H D, SCR JMP FAFSC | %37 → SS %EXPONENT → SCR, INVERT BIT 17 |
| 0451 | FADC, | ARM CR BMI B, B5 D, SS LOGM ADIR A, H D, SCR | %37 → SS %H → SCR |
| 0452 | FAFSC, | LOGM ANDCB B, B17 A, T D, SH LOGM ANDCB B, B17 A, SCR D, SP | %RESET SIGN BIT %RESET SIGN BIT |
| 0453 | | LOGM CRR1 BMINA B, SH A, SP D, SC | %SP - SH → SC |
| 0454 | | CJMP SNEG NEDI | %JMP IF NUMB. IN MEMORY GREATEST |
| 0455 | | CJMP ZERO EQUAL | %JMP EXPONENTS EQUAL |
| 0456 | | LOGM ANDCA B, AC A, SS CJMP NZERO FETCH | %TEST AC <40 |
| 0457 | | LOGM CRR1 ADIR A, H D, SH LOGL ADIR A, H D, SH | %NO MANTISS OVERLAP IF NOT ZERO |
| 0460 | | LOOP SHR SH32 TGSH0 SHZE | %H → SH |
| 0461 | | LOGM EXOR A, SCR B, T | %H → SH(L) |
| 0462 | | CJMP SNEG SUBF | %SHIFT RIGHT TERM:SC = 0 |
| 0463 | | LOGL BDIR B, SH D, SCR | %TEST EQUAL SIGNS |
| 0464 | | ARM PLUS A, SCR B, D D, D SACO | %JMP IF DIFFERENT SIGN |
| 0465 | | ARM PLUS ADDCA A B, SH D, A SACO | %SH(L) → SCR |
| 0466 | | CJMP GREM CRY1 | %ADD. OF LEAST MANT. |
| 0467 | | LOGM*AND B B1 A, S | %ADD. OF MOST. MANT. |
| 0470 | | CJMP ZERO FETCH | %JMP IF CRY |
| 0471 | ADDF, | LOGM CFC OR A, D B, B0 D, D | %TEST TG * CFC is added in N12/42 |
| 0472 | | | %ZERO:FINISHED |
| 0473 | | | |
| 0474 | | | |
| 0475 | NOCRY, | | |
| 0476 | | | |
| 0477 | | | |
| 0500 | | | |
| 0501 | CRY1, | LOGL A, D ADIR | %D → ACC(L) |
| 0501 | | LOGL BDIR B, HAC D, D | %1/2 ACC(L) → D |
| 0502 | | LOGM BDIR B, HAC D, A | %1/2 AC → A CRY → AA |
| 0503 | | | |

| | | | | |
|------|--------|---|--|--|
| 0504 | | ARM PLUS B, B0 A,T D,T CFC | %T + 1 → T, FETCH | |
| 0505 | NEDI, | LOGM ORC A, SS B, AC CJMP NZERO NORMA 2 LOGL ADIR A, D D, SH LOGM ADIR A, A, D, SH LOGM CRR1 ADIR A, H D, SP LOGM ADDR A, H D, D LOGM ADIR A, SP D, A LOOP SHR SH32:TGSH0 SHZE TSC0 LOGM EXOR A, SCR B, T CJMP SNEG SUBF2 LOGM ADIR A, SCR D, T JMP ADDF | %TEST:AC > -40 %NO MANTISSE OVERLAP Ir NOT ZERO %READ MOST SIGNIF:MANT | |
| 0506 | | | | |
| 0507 | | | | |
| 0510 | | | | |
| 0511 | | | | |
| 0512 | | | | |
| 0513 | | | | |
| 0514 | | | | |
| 0515 | | | | |
| 0516 | | | | |
| 0517 | | | | |
| 0520 | | | | |
| 0521 | | NORMA2, LOGM CRR1ADIR A,H D,A LOGM ADIR A, H D,D LOGM CFC ADIR A,SCR D,T | %H → A READ LEAST SIGNIF MANT. | |
| 0522 | | | %EXPONENT → T-REG, FETCH | |
| 0523 | | | | |
| 0524 | | | | |
| 0524 | | SUBF2, SUBF, | LOGM ADIR A, SCR D,T LOGL BDIR B, SH D, SCR LOGM BDIR B, SH D, SP ARM BMINA B, D A, SCR D, D SACO ARM BMAMI ADDC B, A A, SP D, SH LOGM AND B,B1 A,S CJMP ZERO * ₂ LOGL OR B,B0 A, D, D,D LOGL ADIR A, D D, SH JMP NOINV +1 | %LEAST NUMB → REG. ON A-BUS %D – SCR → SCR %A – SP → SH %TEST TG %SET D0 → 1 |
| 0525 | | | | |
| 0526 | | | | |
| 0527 | | | | |
| 0530 | | | | |
| 0531 | | | | |
| 0532 | | | | |
| 0533 | | | | |
| 0534 | | | | |
| 0535 | | | | |
| 0536 | EQUAL, | LOGM EXOR A,SCR B, T CJMP SNEG SUBF3 LOGM ADIR A, H D, SH CRRI | %TEST EQUAL SIGNS %UNEQUAL JMP TO SUB %H → SH, READ LEASTS. MANT | |
| 0536 | | | | |
| 0537 | | | | |
| 0540 | | | | |

| | | |
|------|-------------------------------------|----------------------------|
| | | %LEAST SIGN. MANT → SCR |
| 0541 | LOGM ADIR A, H D, SCR | |
| 0542 | JMP ADDF +1 | |
| 0543 | SUBF3, | 473 |
| 0543 | LOGM ADIRC A, H D, SCR | %H → SCR READ LEASTS. MANT |
| 0544 | LOGM ADIRC A, H D, SCR | %H → SP, ONE'S COMPL |
| 0545 | ARM PLUS A, SCR B, D D, SCR SACO | %D + SCR → SCR |
| 0546 | ARM PLUS ADDC A, SP B, A D, SH SACO | %A + SP → SP |
| 0547 | CJMP NEGM INV | %INVERT IF CARRY = 0 |
| 0550 | ARM PLUS ADD1 A, SCR D, SCR SACO | %SCR + 1 → SCR |
| 0551 | ARM PLUS ADDC B, SH D, SH | %SH + CARRY → SH |
| 0552 | JMP NOINV | |
| 0553 | INV, | |
| 0554 | LOGL EXOR B, B17 A, T D, T | %INVERT SIGN |
| 0554 | LOGL ADIRC A, SCR D, SCR | %ONE'S COMPL. OF SCR → SCR |
| 0555 | LOGM BDIRC B, SH D, SH | %ONE'S COMP. OF SH → SH |
| 0556 | LOGL ADIR A, SCR D, SH | %SCR → SH |
| 0557 | LOGM BDIR B, B5 D, SC | %40 → SC |
| 0560 | LOGL BDIR B, T | %T → AC(L) |
| 0561 | LOOP BM1 BM1A TSH31 SH32 B, AC | %SHIFT LEFT TO SH31 = CRY |
| 0562 | LOGL BDIR B, AC D, T | %EXPONENT → T-REG |
| 0563 | LOGM BDIR B, SH D, A | %SH → A |
| 0564 | CJMP SPOS ZTAD | %RESULT ZERO |
| 0565 | LOGL CFC BDIR B, SH D, D | %SH(L) → D, FETCH |
| 0566 | FDVO, | |
| 0566 | ZTAD, | |
| 0567 | | %1 → Z |
| 0567 | | %0 → T |
| 0570 | | %0 → A |
| 0571 | | %0 → D, FETCH |
| 0572 | FMUC, | |
| 0572 | LOGM CR BDIR B, B5 D, SC | %40 → SC, READ EXPO. |
| 0573 | ARM PLUS A, H B, T D, SP | %H + T → SP |
| 0574 | LOGM ANDCB B, B17 A, SP D, SP | %RESET BIT 17 IN SP |
| 0575 | LOGM CRR1 EXOR B, TA, H | %TEST SIGN |
| 0576 | CJMP SPOS * 2 | %SET BIT 17 IF NEG. RESULT |
| 0577 | LOGM OR B, B17 A, SP D, SP | |

| | | |
|------|---|---------------------------------|
| 0600 | LOGM CRR1 ADIR A, H D, SH | |
| 0601 | LOGM EXOR B, B16 A, SP D, T %INVERT BIAS BIT | |
| 0602 | LOGL ADIR A, H D, SH | |
| 0603 | LOGL BDIR A, D B, Z | |
| 0604 | LOGM BDIR A, A B, Z | |
| 0605 | LOOP BDI PLUS A B, HAC SH32 ASH0 | |
| 0606 | SHR TGAC0 SACO | %MULTIPLY LOOP |
| 0607 | CJMP GREM MCY1 | 616 %JMP IF CARRY |
| 0610 | CJMP ZERO ZTAD | 567 %JMP IF ZERO |
| 0611 | LOGL BDIR B, AC D, D | %AC(L) → D |
| 0612 | LOGM BDIR B, AC D, A | %AC → A |
| 0613 | ARM BM1 B, T D, T | %T - 1 → T |
| 0614 | LOGM*AND B, B1 A, S | * TEST TG |
| 0615 | CJMP ZERO FETCH | 101 %JMP IF TG = 0 |
| 0616 | LOGM CFC OR B, B0 A, D D, D | %SET BIT 0 → 1 |
| 0617 | LOGL BDIR B, HAC D, D | %1/2 AC(L) → D |
| 0620 | LOGM BDIR B, HAC D, A | %1/2 AC → A |
| 0621 | JMP TTGN | |
| 0622 | FDVC, | %40 → SC, READ EXPO. |
| 0623 | MCRY1, | %SET SH(L) → 1, DIV ALGOR. |
| 0624 | | %T - H → SP |
| 0625 | | %RESET BIT 17 IN SP |
| 0626 | | %TEST SIGN, READ MOST S.M. |
| 0627 | CJMP SPOS *2 | |
| 0630 | LOGM OR B, B17 A, SP D, SP | %SET BIT 17 → 1, NEGATIVE |
| 0631 | LOGM CRR1 ADIR A, H D, SCR | %H → SCR, READ LEAST S.M. |
| 0632 | CJMP SPOS FDVO | %OVERF. IF ZERO |
| 0633 | LOGM EXOR B, B16 A, SP D, T | %INVERT BIAS BIT |
| 0634 | LOGL BDIR B, D | %D → AC(L) |
| 0635 | ARM BDI B, A | %A → AC |
| 0636 | CJMP SPOS ZTAD | %FINISHED IF ZERO OR NOT NORM. |
| 0637 | LOGL BDIR B, HAC A, H | %1/2 AC(L) → AC(L), H → A-LATCH |
| 0640 | LOGM BDIR B, HAC A SCR | |
| | LOOP PLUS BMAA B, 2AC SACO SH32 | %FDV LOOP |
| | ASH0 ENDID TGS0 | |

| | | |
|------|--|-----------------------------------|
| 0641 | LOGM BDIR B, SH D, A | %SH → A |
| 0642 | CJMP SPOS POSDV | %JMP TO SHIFT |
| 0643 | ARM BDI ADD1 B, T D, T | %T + 1 → T |
| 0644 | LOGL BDIR B, SH D, D | |
| 0645 | LOGM*AND B, B1 A, S | |
| 0646 | CJMP NZERO FETCH | %TEST TG * CFC is added in N12/42 |
| 0647 | LOGM CFC OR B, B0 A, D D, D | %SET BIT 0 → 1 |
| 0650 | POSDV , LOGL BDIR B, SH D, D | %SH(L) → D |
| 0651 | LOGM BDIR B, 2AC D, A | %2 · AC → A |
| 0652 | LOGL BDIR B, 2AC D, D | %2·AC(L) → D |
| 0653 | JMP TGTN2 | |
| 0654 | | |
| 0654 | | |
| 0654 | % MONITOR CALL CONTINUES | |
| 0654 | MONC, ARM A, SCR BMISC D, IO | %SCR → MISC, BIT 4 MISC → 1 |
| 0655 | ARM A, Z BMISC D, IO | %0 → MISC |
| 0656 | ILOGM ADIR CFC A, DH D, T LE16 DSPL | % Δ H → T, LEV14, FETCH |
| 0657 | | |
| 0657 | PUTGC, CJMP NZERO GETR | |
| 0660 | ILOGM CFC BDIR ORBW B, A DSPL | 353 %JMP IF IRR |
| 0661 | | %A → REG |
| 0661 | | |
| 0661 | %DOUBLE PRECISION MULTIPLY | |
| 0661 | % OPERANDS IN TWO GENERAL REGISTERS | |
| 0661 | %RETURN WITH ANSWER IN A (MOST SIGN.) AND ·D-REG | |
| 0661 | MPYDC, LOGM BDIR ORSKP D, A | %SECOND OPERAND → A |
| 0661 | LOGL EXOR A, SP B, A D, SS | %SIGN → SS |
| 0662 | CARM NEG BMINA A, A B, Z D, A | %INVERT A-REG |
| 0663 | LOGM ADIR A, SP D, SH | %INVERT IF NEG |
| 0664 | CARM NEG BMINA B, Z A, SP D, SH | |
| 0665 | LOGM BDIR B, B4 D, SC | %16 → SC |
| 0666 | | |

| | | | | | |
|------|--|---------------------------|----------------|--|--|
| 0667 | LOGL BDIR A,A,B,Z | | | | |
| 0670 | LOOP BDI PLUSA B,2AC ASH31 | %TEST SIGN | | | |
| 0671 | LOGM BDIR B,AC,D,A | %TEST SIGN | | | |
| 0672 | LOGM ADIR A,SS | | | | |
| 0673 | CJMP SPOS FETC5 | | | | |
| 0674 | LOGL BDIR B,AC,D,D | %AC(L) → D | | | |
| 0675 | ARM BMINA SACO B,Z,A,DD,D | %D → D | | | |
| 0676 | ARM CFC BMAMI ADDC B,Z,A,A,D,A | %A → A | | | |
| 0677 | | | | | |
| 0677 | | | | | |
| 0677 | %INTEGER DIVISON | | | | |
| 0677 | %DIVIDEND IN A-D-REGISTER, DIVISOR IN SPESYFIED REGISTER | | | | |
| 0677 | %RESULT IN A-REGISTER, REST IN D-REGISTER | | | | |
| 0677 | | | | | |
| 0677 | RDIVC, | LOGM ORSKP ADIR D,SCR | %DIVISOR → SCR | | |
| 0700 | CARLN EG BMINA A,SCR B,Z,D,SCR | %INVERT SCR | | | |
| 0701 | LOGM EXOR A,A,B,AC,D,SS | %SIGN → SS17 | | | |
| 0702 | LOGM BDIR B,A,D,SP | %A → SP | | | |
| 0703 | CJMP POS * ³ | | | | |
| 0704 | ARM B,Z BMINA A,D,D,D SACO | %INVERT D-REG | | | |
| 0705 | ARM B,Z BMAMI A,A,D,A ADDC | %INVERT A-REG | | | |
| 0706 | ARM BMINA B,A,A,SCR D,SH | %A → SCR → SH | | | |
| 0707 | CJMP POSM FETCZ | | | | |
| 0710 | LOGL B,Z BDIR D,SH | 343 | %0 → SH(L) | | |
| 0711 | LOGL B,D BDIR A,Z | %D → AC, 0 → A (LATCH) | | | |
| 0712 | LOGMBDIR B,SH,A,SCR | %SH → AC, SCR → A (LATCH) | | | |
| 0713 | LOOP B,2AC PLUS BMMAA SH32 ASH0 | | | | |
| 0714 | ENDID TSC0 | | | | |
| 0715 | LOGM B,AC BDIR D,D | %AC → D, REST | | | |
| 0716 | LOGL BDIR B,SH,D,A | %RESULT → A | | | |
| 0717 | LOGM B,B0 AND A,A | | | | |
| 0720 | CARM PLUS B,D,A,SCR D,D ZERO | %SCR + D → D IF A(0) = 0 | | | |
| | LOGM A,SP ADIR | %TEST SIGN OF DIVIDEND | | | |

| | | | |
|------|-------|---|---|
| 0721 | | CARM BMINA A,D B,Z D,D NEG | %INVERT D IF NEG |
| 0722 | | LOGM A,SS ADIR | %SIGN TEST |
| 0723 | | CARM NEG BMINA A,A B,Z D,A | %COMPL. IF NEG |
| 0724 | | LOGM EXOR B,A A,SS | %OVERFLOW TEST |
| 0725 | | CJMP SNEG FETCZ | |
| 0726 | | ARM CFC | |
| 0727 | | | |
| 0727 | SLRB, | LOGM AND B,B7 A,H CJMP ZERO SRB | %TEST LOAD, STORE BLOCK |
| 0730 | | | 16 |
| 0731 | LRB, | ARM CPTR BM1 B,X D,P LOGM CRR1 ADIR A,SP D,P LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,SP ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,X ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,T ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,A ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,D ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,L ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,S ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,B ORIN DSPL CFC | % X - 1 → CP, CP → R %SP → CP %CP → SH %LOAD SP %X → SH %LOAD X %T → SH %LOAD T %A → SH %LOAD A %D → SH %LOAD D %L → SH %LOAD L %S → SH %LOAD S %B → SH %LOAD B, FETCH |
| 0731 | | | |
| 0731 | | | |
| 0732 | | | |
| 0733 | | | |
| 0734 | | | |
| 0735 | | | |
| 0736 | | | |
| 0737 | | | |
| 0740 | | | |
| 0741 | | | |
| 0742 | | | |
| 0743 | | | |
| 0744 | | | |
| 0745 | | | |
| 0746 | | | |
| 0747 | | | |
| 0750 | | | |
| 0751 | | | |
| 0752 | | | |
| 0753 | | | |
| 0753 | | | %MULTIPLY CONTINUED |
| 0753 | | | %ONE OPERAND IN A-REG |
| 0753 | | | %SECOND OPERAND, CONTENT OF EFFECTIVE ADDRESS |
| 0753 | | | |

| | | |
|------|--------|--|
| | | %A → SCR, READ SEC. OPE, %INVERT IF NEG %RESET DYNAMIC OVERFL. %SECOND OPER. → SH |
| 0753 | MPYC, | LOGM ADIR A,A D,SCR CR CARM NEG BMINA A,A B,Z D,SCR |
| 0754 | | LOGM ANDCB B,B4 A,S D,S |
| 0755 | | LOGM ADIR A,H D,SH |
| 0756 | | CARM NEG BMINA B,Z A,H D,SH |
| 0757 | | LOGM BDIR A,Z B,Z |
| 0758 | | LOGL BDIR A,SCR B,Z |
| 0759 | | LOOP BDI PLUSA B,2AC ASH31 |
| 0760 | | LOGM BDIR B,2AC |
| 0761 | | CJMP ZERO *3 |
| 0762 | | LOGM OR B,B4 A,S D,S |
| 0763 | | LOGM OR B,B5 A,S D,S |
| 0764 | | LOGM EXOR A,H B,A |
| 0765 | | LOGL BDIR B,AC D,A |
| 0766 | | CARM NEG CFC BMINA A,A B,Z D,A |
| 0767 | | %TEST SIGN %RESULT → A %INVERT IF NEG. |
| 0770 | | |
| 0771 | | |
| 0772 | | |
| 0772 | WAITC, | %PD → SH %DECODED PIL → H %CLEAR BIT IN PID %SET PID |
| 0773 | | LOGM ADIR A,H D,SH ARM A,IO B,PIM |
| 0774 | | LOGM AND CA A,H B,SH D,SCR |
| 0775 | | ARM A,SCR B,PID D,IO |
| 0776 | | JMP FETCH |
| 0777 | | 0 |
| 1000 | | |
| 1000 | PANIN, | %ENTRY PANEL INTERRUPT |
| 1000 | | LOGM ADIR A,P D,SP |
| 1001 | | JMP PANINC |
| 1002 | | 1226 |
| 1002 | | |
| 1002 | | |
| 1002 | | |
| 1002 | | |
| 1002 | BSBAC, | %TEST K |
| 1002 | | |

| | | | | |
|------|--------|--|------|-------------------------------------|
| 1003 | | CJMP NZERO BSBSH LOGM CFC ANDCB B, BM ORBW | 361 | %0 → BIT, FETCH |
| 1004 | BSTCC, | LOGM AND A, S B, B2 | | %TEST K |
| 1005 | | CJMP NZERO KONE2 LOGM OR B, BM ORBW | 154 | %JMP IF K = 1 %1 → SPECIFIED BIT |
| 1006 | | LOGM CFC OR B, B2 A, S D, S | | %1 → K, FETCH |
| 1007 | BSTAC, | LOGM AND A, S B, B2 | | %TEST K |
| 1010 | | CJMP NZERO KONE3 LOGM ANDCB B, BM ORBW | | %JMP IF K = 1 %0 → SPECIFIED BIT |
| 1011 | | LOGM CFC ANDCB B, B2 A, S D, S | 1037 | %0 → K, FETCH |
| 1012 | BLDCC, | LOGM AND ORBWO B, BM | | %TEST BIT |
| 1013 | | CJMP NZERO BONE1 LOGM CFC OR B, B2 A, S D, S | 1022 | %JMP IF BIT = 1 %1 → K, FETCH |
| 1014 | | LOGM AND ORBWO B, BM | | %TEST BIT |
| 1015 | BLDAC, | CJMP NZERO BLDCC +2 LOGM AND ORBWO B, BM | 1017 | %JMP IF B = 1 %0 → K, FETCH |
| 1016 | | LOGM CFC ANDCB B, B2 A, S D, S | | %TEST BIT |
| 1017 | BONE1, | LOGM AND ORBWO B, BM | 101 | %TEST BIT |
| 1020 | BANDC, | CJMP NZERO FETCH LOGM CFC ANDCB B, B2 A, S D, S | | %0 → K, FETCH |
| 1021 | | LOGM AND ORBWO B, BM | | %TEST BIT |
| 1022 | | CJMP NZERO BANDC +2 LOGM CFC ANDCB B, B2 A, S D, S | 1025 | %JMP IF BIT = 1 %K → K, FETCH |
| 1023 | | LOGM AND ORBWO B, BM | | %TEST BIT |
| 1024 | BANCC, | CJMP NZERO BORCC + 2 LOGM CFC ANDCB B, B2 A, S D, S | 1036 | %JMP IF BIT = 1 %K → K, FETCH |
| 1025 | | LOGM AND ORBWO B, BM | | %TEST BIT |
| 1026 | | CJMP NZERO BANDC +2 LOGM CFC | 1033 | %TEST BIT |
| 1027 | BORAC, | LOGM AND ORBWO B, BM CJMP NZERO BORCC + 2 LOGM CFC | 1037 | %JMP IF BIT = 1 %1 → K, FETCH |
| 1030 | | LOGM AND ORBWO B, BM | | %TEST BIT |
| 1031 | | CJMP NZERO BORAC + 2 LOGM CFC OR B, B2 A, S D, S | | %1 → SPECIFIED BIT |
| 1032 | BORCC, | CJMP NZERO BORAC + 2 LOGM CFC OR B, B2 A, S D, S | | |
| 1033 | | | | |
| 1034 | | | | |
| 1035 | | | | |
| 1036 | | | | |
| 1037 | KONE3, | LOGM OR B, BM ORBW | | |
| 1037 | | | | |

1040 LOGM CFC ANDCB B, B2 A, S D, S
1041
1041
1041 CIPP, ARM A, H B, MIS D, IO
1042 ARM CFC

%O → K, FETCH

1043 %MOPC
1043 % OPERATORS COMMUNICATION FOR NORD-10
1043

MOPCM, ARM A, Z B, PIE D, IO
1044 ARM CHLEV
LOGM OR A, Z B, B2 D, SCR
ARM A, SCR B, PCR D, IO
ARM BDI ADDI B, B2 D, SCR
ARM A, SCR B, MIS D, IO
LOGM BDIR B, B5 D, P
LOGM BDIR B, B5 D, P
ARM A, P B, MIS D, IO
JMP MOPCR
LOGM ADIR A, P D, SP
LOGM BDIR B, B5 D, P
ARM A, P B, MIS D, IO
ILOGM ADIR A, A D, SS LE11 DSPL
1060
MOPCR,
LOGM BDIR B, B15 D, SCR
LOGM A, SCR B, PAC D, IO
LOGM BDIR B, B5 D, SCR
LOGM BDIR B, B4 D, SH
IARM PLUS A, SCR B, SH D, SCR LE10 DSPL
LOGM BDIR B, B3 D, SCR
ARM PLUS A, SCR B, B1 D, SH
ILOGM BDIR B, SH D, SCR LE6 DSPL
1061
1062
1063
1064
1065
1066
1067

%MASTER CLEAR, RESET PIE
%CHANGE LEVEL
%SET BIT 2 IN SCR → 1
%SET BANKNUMBER → 0
%5 → SCR
%RESET PAGING AND INTERRUPT
%BIT5 → CP
%SET MOPC-BIT, BIT 5 MISC
1060
%CP → SP
%BIT5 → CP
%BIT-5 → MISC
%SAVE A-REG
%BIT TO RESET LOAD LIGHT
%60 → SCR LEV10
%12 → SCR LEV 6

| | | |
|------|--|-----------------------------------|
| 1070 | LOGM ADIR A, Z D, SS | %MOPC STATUS, 0 → (SS LEV0) |
| 1071 | ILOGM ADIR A, Z D, SS LE12 DSPL | %CLEAR EXAMINE ADDRESS |
| 1072 | LOGM BDIR D, SCR B, B6 | %100 → SCR |
| 1073 | ARM PLUS B, B7 A, SCR D, SCR | %SET BIT 7 |
| 1074 | ILOGM ADIR A, SCR D, SS LE17 DSPL | %300 → (SS LEV17) CONSOLE DEV NR. |
| 1075 | NYFAF, ARM A, IO B, MPC | %SAVE RETUR ADD. |
| 1076 | JMP ACT | 1756 |
| 1077 | REAC, ARM A, IO B, MPC | %SAVE MPC |
| 1100 | JMP ASS8 | 1176 |
| 1101 | %TEST TERMINATING CHARACTER IN A-REG | |
| 1101 | %OCTAL NUMBER IN SH IF BIT14 SS IS ONE | |
| 1101 | LOGM ADIR A, A | 1077 |
| 1102 | JMP TO REAC IF ZERO | |
| 1103 | LOGM BDIR B, B6 D, SCR | |
| 1104 | ARM BMINA A, SCR B, A D, A | |
| 1105 | CJMP ZERO MOPCM | |
| 1106 | LOGM BDIR B, B3 D, SCR | |
| 1107 | ARM BMAMI B, A A, SCR | |
| 1110 | CJMP ZERO IEX | |
| 1111 | ARM BMAMI B, AC A, SCR D, SCR | |
| 1112 | CJMP ZERO REX | |
| 1113 | ARM PLUS B, B4 A, SCR | |
| 1114 | CJMP ZERO BANK | |
| 1115 | ARM PLUS A, A B, B4 D, A ADD1 | |
| 1116 | CJMP ZERO EXAM | |
| 1117 | ARM PLUS A, A B, B2 ADD1 D, A | |
| 1120 | CJMP ZERO CLC | |
| 1121 | ARM PLUS A, A B, B2 D, A | |
| 1122 | CJMP ZERO ETSGN | |
| 1123 | ARM PLUS A, A B, B1 D, A | |
| 1124 | CJMP ZERO DOLL | |
| 1125 | ARM PLUS A, A B, B1 ADD1 D, A | |
| 1126 | CJMP ZERO STPR | |
| 1127 | ARM BDI ADD1 D, A B, A | |
| 1101 | %IGNORE BLANK'S | 1436 |
| 1102 | %100 → SCR | |
| 1103 | %100-A → A | |
| 1104 | %CHARACTER "100" READ | |
| 1105 | %111, CHARACTER "1" | |
| 1106 | %122, CHARACTER "R" | |
| 1107 | %102, B | |
| 1108 | %A + 20 + 1 → A | |
| 1109 | %CHARACTER "/" | |
| 1110 | %TEST, 52* | |
| 1111 | %A + 10 → A | |
| 1112 | %CHAR. "&" | |
| 1113 | %A + 2 → A | |
| 1114 | %CHAR. "S" | |
| 1115 | %A + 3 → A | |
| 1116 | %CHAR. "!" | |

| | | | |
|------|--|------|---------------------------------|
| 1130 | | 1077 | %SPACE |
| 1131 | | | + 20 → A |
| 1132 | | | %A + 3 → A |
| 1133 | | | %CARRIAGE RET. |
| 1134 | | 1343 | |
| 1134 | QUM, | | |
| 1135 | LOGM BDIR D, SCR B, B6 | | %300 → SCR |
| 1135 | ARM PLUS B, B7 A, SCR D, SCR | | %300 → SS(LEV17) CONSOLE DEVICE |
| 1136 | ILOGM ADIR A, SCR D, SS LE17 DSPL | | %77 → A |
| 1137 | ARM BM1 B, B6 D, A | | %RESET LOAD BIT |
| 1140 | LOGM ANDCB B, B17 D, SS | | %SAVE MPC |
| 1141 | LOGM ANDCB B, B17 D, SS | | %PRINT "?" |
| 1142 | ARM A, IO B, MPC | 1735 | %SET BIT 14 |
| 1143 | JMP OUTCH | | %SET ERROR INDICATOR |
| 1144 | LOGM BDIR B, B14 D, SCR | | %SET NEXT CHAR |
| 1145 | ARM A, SCR B, PAC D, IO | 1060 | |
| 1145 | JMP MOPCR | | |
| 1146 | | | |
| 1146 | %ROUTINE TO PRINT OCTAL NUMBERS | | |
| 1146 | %PRINTS ON OPCOMDEV | | |
| 1146 | %NUMBER IN SH-MOST SIGN. | | |
| 1146 | OUT8, | | %SAVE RETUR |
| 1147 | IARM PLUS ADD1 A, H LE16 D, SCR DSPL | | %SHIFT LEFT SHRO 16 |
| 1147 | LOGM BDIR B, B0 D, SC | | %FIRST OCTAL NUMB → A-REG |
| 1150 | LOOP SHRO TSC0 | | %ADD 60 |
| 1150 | LOGM BDIR B, SH D, A | | %SAVE MPC |
| 1151 | LOGM AND B, B0 A, A D, A | | %PRINT FIRST DIGIT |
| 1152 | IARM PLUS A, SCR B, AC D, A LE10 | | %5 → SCR |
| 1153 | ARM A, IO B, MPC | 1735 | %PRINT SCR (LEV12) |
| 1154 | JMP OUTCH | | %3 → SC |
| 1155 | ARM PLUS A, Z ADD1 B, B2 D, SCR | | %SHIFT 3 SHRO LEFT |
| 1156 | IARM BM1N A D, SCR B, Z A, SCR LE12 DSPL | | %7 → SCR |
| 1157 | NECHP, | | %SH · 7 → AC |
| 1160 | ARM BM1 B, B2 D, SC | | %AC + 60 → AC |
| 1161 | LOOP SHRO TSC0 | | %SAVE MPC |
| 1162 | ARM BM1 B, B3 D, SCR | | |
| 1163 | LOGM AND B, SH A, SCR | | |
| 1164 | IARM PLUS A, SCR B, AC D, A LE10 | | |
| 1165 | ARM A, IO B, MPC | | |

| | | | |
|-------|--|------|--------------------------------------|
| 1166 | JMP OUTCH | 1735 | %PRINT ONE DIGIT |
| 1167 | ILOGM ADIR D, SCR A, SCR LE12 | | |
| 1170 | IARM PLUS ADD1 D, SCR B, Z A, SCR LE12 | | |
| | DSP1 | | %COUNT |
| 1171 | CJMP NZERO NECHP | 1160 | |
| 1172 | LOGM BDIR D, A B, B5 | | %40 → A |
| 1173 | LOGM ADIR B, MPC A, IO | | |
| 1174 | CALL OUTCH | 1735 | %PRINT SPACE |
| 1175. | JMP RETU1 | 1223 | |
| 1176 | | | |
| 1176 | | | |
| 1176 | %THIS ROUTINE READS AN OCTAL NUMBER | | |
| 1176 | %RETURN: OCTAL NUMBER IN SH(MOSTS) | | |
| 1176 | %TERMINATING CHARACTER IN A-REG | | |
| 1176 | | | |
| 1176 | ASS8 , | 116 | IARM PLUS ADD1 A, H B, Z D, SCR LE16 |
| | DSP1 | | %SAVE RETURN |
| 1177 | LOGM ADIR A, Z D, SH | | %0 → SH |
| 1200 | LOGM ANDCB B, B14 A, SS D, SS | | %RESET OCTAL FLAG |
| 1201 | ARM A, IO B, MPC | 1716 | %SAVE RETURN |
| 1202 | JMP INCH | | %READ ONE CHARACTER |
| 1203 | LOGM ANDCB D, P B, B7 A, A | | %RESET PARITY |
| 1204 | IARM BMINA D, A B, AC A, SCR LE10 | | %AC - 60 → A |
| 1205 | CJMP SNEG EASS8 | 1220 | %JMP IF NOT OCT. DIGIT |
| 1206 | LOGM BDIR B, B3 D, SCR | | %10 → SCR |
| 1207 | ARM BMINA B, A A, SCR D, A | | %A-10 → A |
| 1210 | CJMP SPOS EASS8 | | %JMP IF NOT OCT. DIGIT |
| 1211 | ARM BMI1 B, B3 D, A | | %7 → A |
| 1212 | LOGM AND A, P B, A D, SCR | | %CP · A → SCR |
| 1213 | ARM BMI1 B, B2 D, SC | | %3 → SC |
| 1214 | LOOP TSC0 | | %SHIFT 3 LEFT |
| 1215 | LOGM OR A, SCR B, SH D, SH | | %NEW OCTAL DIGIT → SH |
| 1216 | LOGM OR A, SS B, B14 D, SS | | %SET OCTAL FLAG |
| 1217 | JMP RLOOP | 1201 | %READ NEXT CHAR. |

| | | | |
|------|--|------|----------------------------|
| 1245 | CJMP NZERO SETAD | 1446 | %TEST RESTART |
| 1246 | LOGM AND B, B12 A, H | 1304 | %JMP TO RESTART |
| 1247 | CJMP NZERO RESTA | | %TEST DEPOSIT |
| 1250 | LOGM AND B, B13 A, H | | %DEPOSIT, ADDR, IN SS LE12 |
| 1251 | CJMP NZERO DEPP | 1467 | %TEST CONTINUE |
| 1252 | LOGM AND B, B11 A, H | | %START PROG. IN MAIN MEM. |
| 1253 | CJMP NZERO STFP | 1307 | %TEST LOAD |
| 1254 | LOGM AND B, B10 A, H | | %LOAD FROM LOAD DEV. |
| 1255 | CJMP NZERO LOAD | 1503 | %JMP TO REGEX. OR MEM. EX |
| 1256 | JMP PANT1 | 1256 | |
| 1256 | PANT1, | | %SAVE SH |
| 1256 | PANT2, | | %TEST NOOP |
| 1257 | ILOGM BDIR B, SH D, SS LE2 DSPL | 1462 | |
| 1260 | LOGM AND B, B15 A, P | | %RESET BIT IN PAS |
| 1261 | CJMP NZERO RETPA | | %SET PAC |
| 1262 | ARM BM1 B, B7 D, SH | | %TEST REG. OR MEM. EXAM. |
| 1263 | LOGM AND B, SH A, P D, SCR | | |
| 1264 | ARM A, SCR B, PAC D, IO | | |
| 1265 | LOGM AND B, B7 A, P | | |
| 1266 | CJMP NZERO MEXM | | |
| 1266 | ARM A, P B, CAR D, IO | | |
| 1267 | ARM | | |
| 1267 | ILOGM ADIR ORBWO D, SCR | | |
| 1270 | ARM A, SCR B, LMP D, IO | | |
| 1271 | JMP RETPA | 1462 | |
| 1272 | | | |
| 1273 | | | |
| 1273 | | | |
| 1273 | | | |
| 1273 | %JMP TO THIS ROUTINE WHEN "/" IS TYPED | | |
| 1273 | | | |
| 1273 | EXAM, | | %SET EXAM BIT |
| 1273 | LOGM OR B, B10 A, SS D, SS | | %TEST REGISTER EXAM |
| 1274 | LOGM AND B, B7 A, SS | | %JMP REG EXAM IF NOT ZERO |
| 1275 | CJMP NZERO REXAM | | %RESET REG DEP |
| 1276 | LOGM ANDCB B, B16 A, SS D, SS | | %SAVE ADDRESS |
| 1277 | ILOGM BDIR B, SH D, SS LE12 DSPL | | |

| | | | |
|------|---|----------------------------------|----------------------------|
| 1300 | EXRO, | ILOGM A DIR A, SS D, P LE12 | %ADDRESS → CP |
| 1301 | | ARM C PTR BM1 B, P D, P | %CP → I → CP |
| 1302 | | ARM C RR1 | |
| 1303 | | JMP I EXA1 | |
| 1304 | | | 1424 |
| 1304 | %START, <OCTALN.>! | | |
| 1304 | %START ADDRESS IN SH IF OCTALNUMBER WRITTEN ELSE IN | | |
| 1304 | %SP (CONTINUE) | | |
| 1304 | RESTA, | LOGM B DIR B, B4 D, SP | %SET RESTART ADDRESS |
| 1305 | STSP, | ARM A, Z B, PIE D, IO | %RESET PIE |
| 1306 | | ARM CHLEV | %CHANGE LEVEL |
| 1307 | STFP, | LOGM ADIR A, Z D, SS | %0 → SS, 0 → OCTAL FLAG |
| 1307 | STPR, | LOGM AND B, B14 S, SS D, SS | %PREPARE OCTAL TEST |
| 1310 | | ILOGM ADIR A, SS D, A LE11 | %UNSAVE A-REG |
| 1311 | | ARM A, Z B, MIS D, IO | %0 → MISC |
| 1312 | | ILOGM ADIR A, SS LEO | %TEST OCTAL FLAG |
| 1313 | | CLOGM NZERO B DIR B, SH D, SP | %START ADDRESS → SP |
| 1314 | | LOGM B DIR B, B15 D, SCR | %SET BIT FOR RESET LOAD |
| 1315 | | LOGM OR B, B11 A, SCR D, SCR | %SET CONTINUE BIT |
| 1316 | | ARM A, SCR B, PAC D, IO | %SET BITS TO PANEL CONT. |
| 1317 | | LOGM ADIR A, SP D, P CFC | %START ADDRESS → CP, START |
| 1320 | | | |
| 1321 | | | |
| 1321 | %REGISTER EXAMIN. JMP FROM EXAM | | |
| 1321 | %TESTS ON BIT 15 IN STATUS(SS) AND JUMPS | | |
| 1321 | %TO I EXAM IF "INTERNAL REG" | | |
| 1321 | REXAM, | LOGM ANDCB B, B7 A, SS | %RESET REG EXAM |
| 1322 | | LOGM OR B, B16 A, SS D, SS | %SET REG DEP |
| 1323 | | ILOGM B DIR B, SH D, SS LE7 DSPL | %SAVE REG NUMBER |
| 1324 | | LOGM AND A, SS B, B15 | %TEST INTERNAL REG |

| | | | |
|------|---|----------------|---------------------------------|
| 1325 | CJMP NZERO IEXAM | 1421 | %"INTERNAL REG" IF NOT ZERO |
| 1326 | ILOGM ADIR A,SS D,SH LE7 | | %UNSAVE REG NUMB. |
| 1327 | ARM BM1 B,B3 D,SCR | | %7 → SCR |
| 1328 | LOGM AND A,SCR B,SH D,SCR | | %MASK REG NUMB |
| 1329 | ILOGM ADIR A,SS D,SH LE14 | | %READ LEVEL |
| 1330 | ARM BM1 B,B2 D,SC | | %3 → SC |
| 1331 | LOOP TSC0 | | %SHIFT REG NUMB |
| 1332 | LOGM OR A,SCR B,SH D,SCR | | %GENERATE REG AND LEVEL |
| 1333 | ARM A,SCR B,CAR D,IO | | |
| 1334 | ILOGM ADIR A,SS D,A LE11 | | %UNSAVE A |
| 1335 | LOGM AND B,B11 A,SS | | %TEST DEPOSIT |
| 1336 | CJMP NZERO REDEP | | |
| 1337 | ILOGM ADIR ORBWO D,SH | 1403 | %RETUR TO DEPOSIT |
| 1338 | JMP IEXA | | %READ REGISTER |
| 1339 | | 1425 | |
| 1343 | %DEPOSIT ROUTINE, ENTERED AFTER CARRIAGE RETURN | | |
| 1343 | CHCR, | ARM A,IO B,MPC | %SAVE RETUR |
| 1344 | JMP PRLF | | %PRINT LF |
| 1345 | LOGM ANDCB B,B7 A,SS D,SS | 1430 | %RESET BIT FOR RI (INT-REG) |
| 1346 | LOGM AND B,B16 A,SS | | %TEST REG DEPOSIT |
| 1347 | CJMP NZERO REGDP | 1412 | %JMP TO REG DEPOSIT IF NOT ZERO |
| 1350 | LOGM AND B,B14 A,SS | | %TEST OCTAL NUMB. WRITTEN |
| 1351 | CJMP ZERO NDEP | 1360 | |
| 1352 | LOGM AND B,B10 A,SS | | |
| 1353 | JMP TO QUM IF ZERO | | |
| 1354 | ILOGM ADIR A,SS D,P LE12 | 1134 | % / FLAG NOT SET |
| 1355 | ARM CPTR BM1 B,P D,P | | %READ ADDRESS |
| 1356 | LOGM BDIR B,SH D,SCR | | %CP - 1 → CP, CP → R |
| 1357 | ARM CWRI A,SCR | | %DATA TO A-BUS REG. |
| 1358 | LOGM AND B,B10 A,SS | | %WRITE SCR |
| 1359 | CJMP ZERO REAC | | %TEST EXAM BIT |
| 1360 | ILOGM ADIR D,P A,SS LE12 | 1077 | %NO DEPOSIT |
| 1361 | IARM BDI ADD1 D,SS B,P LE12 DSPL | | %INCREMENT ADDRESS |
| 1362 | JMP EXRO | 1309 | |
| 1363 | | | |
| 1364 | | | |

| | | | | | |
|------|----------------------------------|-------------------------------------|--|--|---------------------------------|
| 1410 | | | | | |
| 1411 | NRDP1, | LOGM ANDCB A, SS B, B10 D, SS | | | |
| 1412 | JMP TO REAC | | | | |
| 1412 | | | | | 1077 %RESET / BIT |
| 1412 | | | | | |
| 1412 | %ROUTINE FOR REGISTER DEPOSIT | | | | |
| 1412 | | | | | |
| 1412 | REGDP, | LOGM AND B, B14 A, SS | | | |
| 1412 | CJMP ZERO NRDP | | | | 1406 %NO DEPOSIT |
| 1413 | LOGM AND B, B15 A, SS | | | | |
| 1414 | CJMP NZERO IRD | | | | 1406 %TEST 'INTERNAL REG' |
| 1415 | ILOGM BDIR B, SH D, SCR LE1 DSPL | | | | |
| 1416 | LOGM OR B, B11 A, SS D, SS | | | | 1365 %INTERNAL REGISTER DEPOSIT |
| 1417 | JMP ERDP | | | | |
| 1420 | | | | | |
| 1421 | | | | | |
| 1421 | %"INTERNAL REG" EXAMIN | | | | |
| 1421 | IEXAM, | ILOGM BDIR B, SH D, SCR | | | |
| 1421 | ARM A, SCR B, CAR D, IO | | | | 1406 %REG. NUMBER → SCR |
| 1422 | ARM A, IO B, IR ³ | | | | |
| 1423 | IEXA1, | ILOGM ADR A, H D, SH | | | 1406 %SET REG. NUMBER → CAR |
| 1424 | IEXA, | ARM A, IO B, MPC | | | |
| 1425 | JMP OUT8 | | | | 1406 %READ REG CONTENT |
| 1426 | JMP REAC | | | | |
| 1427 | | | | | |
| 1430 | | | | | |
| 1430 | PRLF, | IARM PLUS A, H B, Z ADD1 D, SCR LE5 | | | |
| 1430 | DSPL | | | | 1406 %SAVE RETUR |

| | | %SET BANKNUMBER | |
|------|--|-----------------|------------------------------|
| 1454 | ARM A, SCR B, PCR D, IO JMP REAC | 1077 | |
| 1455 | | | %READ ADDRESS |
| 1456 | MEXM, | | |
| 1456 | ILOGM ADIR A,SS D,P LE12 ARM BMI B,P D,P CPTR | | %SET DATA |
| 1457 | | | %UNSAVE SH |
| 1460 | | | %TEST PANEL INTERRUPT |
| 1461 | RETPA, | | |
| 1462 | ILOGM ADDR A,SS D,SH LE2 LOGM AND B,B6 A,SS | | |
| 1463 | CJMP ZERO RPANT | 1717 | %RETUR TO INCH |
| 1464 | ARM A,Z B,MIS D,IO | | %RESET MOPC BIT |
| 1465 | LOGM CFC ADIR A,SP D,P | | %SP → CP, FETCH |
| 1466 | | | |
| 1467 | | | |
| 1467 | | | |
| 1467 | | | |
| 1467 | | | |
| 1467 | DEPP, | | %READ OPR |
| 1467 | ARM A,IO B,OPR LOGM AND B,B7 A,P | | %TEST REG. OR MEM. DEPOSIT E |
| 1470 | CJMP ZERO RDEP | 1476 | |
| 1471 | ILOGM ADIR A,SS D,P LE12 ARM BMI B,P D,P CPTR | | %READ ADDRESS |
| 1472 | ARM CWR1 A,H | | %DEPOSITE IN MEM. |
| 1473 | JMP REAC | 1077 | |
| 1474 | | | |
| 1475 | | | |
| 1476 | RDEP, | | %SET REG. N. AND LEVEL → CAR |
| 1476 | ARM A,P B,CAR D,IO LOGM ADIR A,H D,SH | | %DATA → SH |
| 1477 | JMP RPDEP | 1476 | |
| 1500 | | | |
| 1501 | | | |
| 1501 | | | |

| | | | | |
|------|---|---------------------------------|------|---------------------------------------|
| 1501 | %ENTRY IN MOPC AFTER \$, & OR LOAD COMMAND | | | |
| 1501 | %SH1)= ALD-NUMBER, SPECIFIED ON CONSOLE DEVICE | | | |
| 1501 | %IF NO ALD NUMBER IS SPECIFIED, THE DEFAULT NUMBER IS READ FROM ALD | | | |
| 1501 | %ALD NUMBER FORMAT | | | |
| 1501 | %BIT 15 : EXTN, EXTENDED LOAD FUNCTION | | | |
| 1501 | %BIT 14 : RESTART | | | |
| 1501 | %BIT 13 : MASS STORAGE LOAD | | | |
| 1501 | %BIT 12 : OTAL LOAD | | | |
| 1501 | | | | |
| 1501 | DOLL, | LOGM BDIR D, A B, B14 | 1505 | %10000 → A, AFTER \$ |
| 1502 | | JMP DOLET | | |
| 1503 | LOAD, | LOGM BDIR B, B17 D, SS | | %SET LOAD-FLAG, RESET OCTAL READ FLAG |
| 1504 | | | | |
| 1504 | ETSGN, | LOGM BDIR D, A B, Z | | %0 → A, AFTER & OR LOAD |
| 1505 | DOLET, | LOGM ADIR B, PAS A, IO | | |
| 1505 | | ARM BMI D, P B, B10 | | %READ PANEL |
| 1506 | | LOGM AND D, P B, P A, H | | %377 → P |
| 1507 | | LOGM OR D, P B, B10 A, P | | |
| 1510 | | LOGM ADIR D, IO B, PAC A, P | | |
| 1511 | | LOGM AND B, B14 A, SS | | |
| 1512 | | JMP TO DE0 IF NZERO | 1516 | %TEST IF OCTAL NUMBER READ |
| 1513 | | LOGM ADIR B, ALD A, IO | | %JMP OCTAL READ |
| 1514 | | LOGM ADIR D, SH A, H | | %GET ALD |
| 1515 | | LOGM OR D, A A, A B, SH | | |
| 1516 | DE0, | LOGM AND B, B17 A, A | | |
| 1517 | | JMP TO EXTN IF NZERO | 1574 | %EXTENDED LOAD FUNCTION |
| 1520 | | | | |
| 1521 | | LOGM AND B, B16 A, A | | %RESTART FUNCTION? |
| 1521 | | JMP TO RSTRT IF NZERO | 1576 | %YES |
| 1522 | | LOGM AND B, B15 A, A | | |
| 1523 | | JMP TO MASS IF NZERO | 1601 | %MASS STORAGE LOAD |
| 1524 | | | | |
| 1525 | DE1, | ILOGM ADIR D, SS A, A LE17 DSPL | | %DEV. NR. → SS LEV17 |

| | | |
|------|--|-----------------------------------|
| 1526 | LOGM BDIR D,SS B,B17 | %SET LOAD FLAG |
| 1527 | LOGM OR D,SS B,B10 A,SS | %SET EXAMINE BIT IN SS |
| 1530 | LOGM AND B,B14 A,A | |
| 1531 | JMP TO NYFAF IF NZERO | 1075 %OCTAL LOAD IF A = 010000 |
| 1532 | JMP TO BINL | 1532 |
| 1532 | %BINARY LOAD | |
| 1532 | %WILL PICK UP NECESSZRY PARAMETERS FROM A STANDARD (OCTAL) | |
| 1532 | %BOOTSTRAP AND LOAD THE BINARY INFORMATION INTO CORE | |
| 1532 | %IMMEDIATELY FOLLOWING THE CHECKSUM THERE IS AN ACTION | |
| 1532 | %COMMAND. IF TERMINATING | |
| 1532 | %CHARACTER IS A BLANK, THEN THE LOADED PROGRAM IS STARTED IN | |
| 1532 | %THE START ADDRESS FOUND IN THE BOOTSTRAP. OTHERWISE THE COMMAND | |
| 1532 | %IS ACTED UPON BY MOPC | |
| 1532 | BINL, | |
| 1532 | LOGM ADIR B,MPC A,IO | |
| 1533 | CALL ACT | 1756 %ACTIVATE DEVICE |
| 1534 | LOGM ADIR D,SH A,Z | %0 → SH |
| 1535 | SEEK, | |
| 1535 | LOGM BDIR D,SP B,SH | %SH → SP (POSSIBLE START ADDRESS) |
| 1532 | SIKI, | |
| 1536 | LOGM ADIR B,MPC A,IO | 1176 %OCTAL NUMBER READ? |
| 1537 | CALL ASS8 | %NO |
| 1540 | LOGM AND B,B14 A,SS | %A → 40 → AC |
| 1541 | JMP TO SIK I IF ZERO | %AC + 1 → AC |
| 1542 | ARM BMINA B,B5 A,A | 1535 %SEEK FOR '1' AS TERMINATOR |
| 1543 | ARM PLUS ADD1 B,AC A,Z | |
| 1544 | JMP TO SEEK IF NZERO | |
| 1545 | LOGM ADIR B,MPC A,IO | |
| 1546 | CALL BIN | 1645 |

| | | |
|--------------------------|------|---|
| ARM BM1 D,P B,SH CPTR | | %SH - 1 → CP, CP → R, BLOCK START |
| LOGM ADIR B,MPC A,IO | | |
| CALL BIN | | |
| LOGM BDIR D,T B,SH | 1645 | %SH → T, WORD COUNT |
| LOGM ADIR D,D A,Z | | %O → D |
| | | %STORE LOOP |
| LOGM ADIR B,MPC A,IO | | |
| CALL BIN | 1645 | %SH → A, BINARY WORD |
| LOGM BDIR D,A B,SH | | %ACCUMULATE CHECKSUM |
| ARM PLUS D,D B,D A,A | | %T → T, STORE A IN (R) + 1 |
| ARM BMI D,T B,T CWR1 A,A | | |
| JMP TO STLP IF NZERO | 1554 | |
| LOGM ADIR B,MPC A,IO | | |
| CALL BIN | 1645 | %READ CHECKSUM |
| LOGM EXOR B,SH A,D | | |
| JMP TO QUM IF NZERO | 1134 | %CHECKSUM ERROR |
| LOGM BDIR D,SS B,B17 | | %SET LOAD BIT |
| LOGM ADIR B,MPC A,IO | | |
| CALL ASS ₈ | 1176 | %READ ACTION CODE |
| LOGM ADIR A,A | | |
| JMP TO STSP IF ZERO | 1305 | %START PROGRAM (TERMINATOR = BL) |
| JMP TO REAC+2 | 1101 | |
| | | |
| EXTN, | | %EXTN |
| | | %EXTENDED LOAD FUNCTION |
| | | %WHEN THE EXTN-BIT (BIT15) IN A IS SET, A MICRO-JUMP TO THE ADDRESS |
| | | %FOUND IN A BIT0-10 IS PERFORMED |
| | | %NO FURTHER DECODING OF ALD TAKES PLACE |
| EXTN, | | LOGM ADIR D,IO B,CAR A,A |
| | | JMP, CAR |

| | | | | |
|------|-----------------------------|--|-------------------------------|--------------------|
| 1576 | %RSTRT | %RESTART FUNCTION (NOT TO BE CONFUSED WITH THE RESTART BUTTON) | | |
| 1576 | %RSTRT | %WHEN THE RSTRT-BIT (BIT 14) OF A IS SET, THE CPU IS STARTED | | |
| 1576 | %IN 4* | (THE ADDRESS FOUND IN BIT0-13 IN A). BIT 0-1 IN THE | | |
| 1576 | %RESULTING ADDRESS IS 0 | | | |
| 1576 | RSTRT, | ARM PLUS D,A,B,A,A,A | %*2 | |
| 1577 | | ARM PLUS D,SP,B,A,A,A | %*4 | |
| 1600 | JMP TO STSP | | 1305 | %START PROGRAM |
| 1601 | | | | |
| 1601 | MASS | %MASS STORAGE LOAD | | |
| 1601 | %MASS | WILL LOAD 1K WORDS FROM MASS STORAGE ADDRESS 0 INTO MEMORY | | |
| 1601 | %FROM | MEMORY ADDRESS 0 | | |
| 1601 | %(LOWEST) | MASS STORAGE REGISTER ADDRESS IS FOUND IN BIT 0-10 IN A LD | | |
| 1601 | %THE | ACTUAL MASS STORAGE MUST CONFORM WITH THE DRUM/DISC | | |
| 1601 | %PROGRAMMING SPECIFICATION. | | | |
| 1601 | MASS, | ARM PLUS D,P,B,B0,A,C PTR | %DEV NR(DNO) + 1 → CP, CP → R | |
| 1602 | MAS1, | LOGM ADIR D,A,A,Z | %0 → A | |
| 1603 | | LOGM ADIR D,SCR A,R | %DNO + 1 | |
| 1604 | | LOGM ADIR B,MPC A,IO | | |
| 1605 | | CALL IOXR | 1632 | %0 → CORE ADDRESS |
| 1606 | | ARM PLUS D,SCR B,B1,A,R | %DNO + 3 | |
| 1607 | | LOGM ADIR B,MPC A,IO | | |
| 1610 | | CALL IOXR | 1632 | %0 → BLOCK ADDRESS |

| | | |
|------|---|----------------------------------|
| 1611 | LOGM BDIR D, A B, B12 | $\sim'000 \rightarrow A$ |
| 1612 | ARM PLUS D, SCR B, B2 A, SCR | %DNO + 7 |
| 1613 | LOGM ADIR B, MPC A, IO | |
| 1614 | CALL IOXR | |
| 1615 | LOGM BDIR D, A B, B2 | %2000 \rightarrow WORD COUNTER |
| 1616 | ARM PLUS D, SCR B, B2 A, R | $\%4 \rightarrow A$ |
| 1617 | LOGM ADIR B, MPC A, IO | %DNO + 5 |
| 1620 | CALL IOXR | |
| 1621 | ARM PLUS ADD1 D, SCR B, B1 A, R | %ACTIVATE DEVICE |
| 1622 | | %DNO + 4 |
| 1622 | MAS2, | |
| 1623 | LOGM ADIR B, MPC A, IO | 1632 |
| 1624 | CALL IOXR | |
| 1624 | LOGM AND B, B2 A, A | |
| 1625 | JMP TO MAS2 IF NZERO | 1622 %DEVICE ACTIVE |
| 1626 | LOGM ADIR D, SP A, Z | %START IN MEMORY ADDRESS 0 |
| 1627 | LOGM AND B, B4 A, A | %ERROR? |
| 1630 | JMP TO STSP IF ZERO | 1305 %OK |
| 1631 | JMP MAS1 | 1601 %ERROR' TRY AGAIN |
| 1632 | | |
| 1632 | | |
| 1632 | %IOX | |
| 1632 | %IOX EXECUTES A GENERAL IOX OPERATION | |
| 1632 | %CALL WITH : IOX_INSTRUCTION OR DEVICE - NUMBER IN SCR0 | |
| 1632 | % DATA IN A0 | |
| 1632 | %RETURN WITH : DATA IN A0 : IOXR INSTRUCTION IN SCR0 | |
| 1632 | | |
| 1632 | IOXR, | %SAVE RETURN = CALL + 1 |
| 1633 | ARM PLUS D, P B, B0 A, H | %3777 \rightarrow AC |
| 1633 | ARM BM1 B, B13 | %STRIP OFF DEVICE NUMBER |
| 1634 | LOGM AND D, SCR B, AC A, SCR | %3777 \rightarrow AC |
| 1635 | ARM BM1 B, B13 | %17400 + SCR \rightarrow SCR |
| 1636 | LOGM ORCB D, SCR B, AC A, SCR | %167777 . SCR \rightarrow SCR |
| 1637 | LOGM ANDCB D, SCR B, B14 A, SCR | |

| | | |
|------|--------------------------------------|---|
| 1640 | LOGM ADIR D, IO B, CAR A, SCR | %SET UP CAR |
| 1641 | LOGM ADIR D, IO B, IO A, A | %OUT - |
| 1642 | LOGM ADIR B, IO A, IO | % IN - |
| 1643 | LOGM ADIR D, A A, H | % - TO A-REG |
| 1644 | JMP RETU | %STANDARD RETURN |
| 1645 | | 1224 |
| 1645 | %BIN | |
| 1645 | %BIN READS A 16BIT WORD IN TWO BYTES | |
| 1645 | %CALL WITH : DEVICE-NO IN SS17 | |
| 1645 | %RETURNS WITH : DATA IN SH1 | |
| 1645 | | |
| 1645 | BIN, | IARM PLUS ADD1 D, SCR B, Z A, H LE5 DSPL %SAVE RETURN |
| 1645 | | |
| 1646 | BIN1, | LOGM ADIR B, MPC A, IO |
| 1647 | | CALL INCH |
| 1650 | | LOGM ADIR D, SH A, A |
| 1651 | | LOGM BDIR D, SC B, B3 |
| 1652 | | LOOP |
| 1653 | | |
| 1653 | BIN2 | LOGM ADIR B, MPC A, IO |
| 1654 | | CALL INCH |
| 1655 | | LOGM OR D, SH B, SH A, A |
| 1656 | | JMP RETU 5 |
| 1657 | | |
| 1657 | | 1716 %READ 2, BYTE |
| 1657 | | %JOIN |
| 1657 | | %STANDARD RETURN |
| 1657 | | 1434 |
| 1657 | | |
| 1657 | | %MAIN MEMORY CHECK |
| 1657 | | %MICRO-PROGRAM, VERSION C |
| 1657 | | %NJL 6/6/73 |

```

1657 % TESTS MEMORY FROM ADDRESS SPECIFIED IN B-REG AND UP TO
1657 % ADDRESS SPECIFIED IN X-REG
1657 %
1657 % ERROR INDICATION:
1657 %   T=FAILING BITS      [OR6]
1657 %   P=FAILING ADDRESS   [OR2]
1657 %   D=ERROR PATTERN     [OR1]
1657 %   L=TEST PATTERN      [OR4]
1657 %   B=START ADDRESS     [OR3]
1657 %   X=STOP ADDRESS      [OR7]
1657 %
1657 % IF NO ERROR IS FOUND T = 000000
1657 %
1657 % PATTERNS USED :
1657 %
1657 %   000001
1657 %   000002
1657 %   000004
1657 %   .....
1657 %   .....
1657 %   100000
1657 %
1657 % ADDRESS STORED IN ADDRESS (THIS PATTERN IS RUN 16 TIMES)
1657 %
1657 % AND THEIR COMPLEMENTS
1657 %
1657 % USE OF REGISTERS IN THIS PROGRAM :
1657 %
1657 %   A = 000000 USE T AS TEST DATA
1657 %   A = 177777 USE ADDRESS AS TEST DATA
1657 %
1657 % SCR = 000000 WRITE TEST DATA INTO CORE
1657 % SCR = 177777 READ TEST DATA FROM CORE
1657 %
1657 % D = 000000 USE TEST DATA AS IS
1657 % D = 177777 USE COMPLEMENT OF TEST DATA
1657 %
          L =      TEST DATA


```

| | | | | | | | |
|------|-------|---------------------------|-------------------------|------|-----------------|--|-------------------------|
| 1657 | | | | | | | |
| 1657 | MMCC, | LOGM ADIR D,A A,Z | %0 → SS | | | | INIT PHASE |
| 1660 | MM00, | LOGM ADIR D,D A,Z | %0 → D | | | | INIT POLARITY |
| 1661 | MM0, | LOGM BDIR D,T B,B0 | %1 → T | | | | INIT DATA |
| 1662 | MM1, | LOGM ADIR D,SCR A,Z | %0 → SCR | | | | INIT STORE |
| 1663 | MM2, | ARM BM1 D,P B,B CPTR | %B) - 1 → CP, CP → R | | | | INIT ADDRESS |
| 1664 | MM3, | ARM PLUS ADDI D,L B,Z A,R | %R) + 1 → L | | | | MAKE DATA |
| 1665 | | LOGM ADDR A,A | | | | | |
| 1666 | | LOGM ADDR D,L,A,T IF ZERO | %T) → L IF (A) = 0 | | | | |
| 1667 | | LOGM EXOR D,L B,D A,L | %L) → L IF (D) = 177777 | | | | |
| 1670 | | LOGM ADDR A,SCR | | 1674 | | | |
| 1671 | | JMP TO MM4 IF NZERO | %LOAD IF (SCR) = 0 | | | | |
| 1672 | | ARM A,L CWR1 | %STORE L IN (R) + 1 | | | | |
| 1673 | | JMP TO MM41 | | 1677 | | | |
| 1674 | MM4, | ARM CRR1 | %((R) + 1) → H | | | | |
| 1675 | | LOGM EXOR B,L A,H | | | | | |
| 1676 | | JMP TO ERR IF NZERO | | 1712 | %ERROR DETECTED | | |
| 1677 | MM41, | ARM BMINA B,X A,R | | | | | %TEST FOR LAST LOCATION |
| 1700 | | JMP TO MM3 IF NZERO | | 1664 | %CONTINUE | | |
| 1701 | | LOGM ADIRC D,SCR A,SCR | | | | | %SWITCH LOAD/STORE |
| 1702 | | JMP TO MM2 IF NZERO | | 1663 | | | |
| 1703 | | ARM PLUS D,T B,T A,T | %T + T → T | 1662 | | | SWITCH DATA |
| 1704 | | JMP TO MM1 IF NZERO | | | | | |

| | | | | SWITCH POLARITY |
|------|--------|---|--------------|---|
| 1705 | MM45, | LOGM ADIRC D,D A,D JMP TO MM0 IF NZERO | 1661 | %DO COMPLEMENT |
| 1706 | | | | |
| 1707 | MM5, | LOGM ADIRC D,A A,A JMP TO MM00 IF NZERO JMP TO MOPC | 1661 1054 | %CONTINUE WITH ADDRESS IN ADDRESS %END OF TEST |
| 1710 | | | | |
| 1711 | | | | |
| 1712 | ERR, | LOGM ADIR D,D A,H LOGM ADIR D,SP A,R LOGM EXORD,T B,L A,D JMP QUM | 1134 | %DATA READ %FAILING ADDRESS R → SP %FAILING BITS → T %MOPC ERROR ENTRY-POINT |
| 1713 | | | | |
| 1714 | | | | |
| 1715 | | | | |
| 1716 | | | | |
| 1716 | | %INCH | | |
| 1716 | | %INPUT CHARACTER (BYTE) FROM DEVICE FOUND IN (SS17) | | |
| 1716 | | %RETURNS CHARACTER IN A0 | | |
| 1716 | | %*** SCR0 IS DESTROYED *** | | |
| 1716 | | % IF LOAD-BIT IS SET (BIT17 IN SS0) THEN THERE WILL BE NO ECHOING | | |
| 1716 | | %ON DEVICE-NUMBER (SS17) +4 | | |
| 1716 | | | | |
| 1716 | INCH, | IARM PLUS ADD1 D,SCR B,Z A,H LE15 DSPL | | |
| 1716 | | | | |
| 1717 | RPANT, | ILOGM ADIR D,SCR A,SS LE17 ARM PLUS D,SCR B,B1 A,SCR LOGM ADIR B,MPC A,IO CALL IOXR LOGM AND B,B3 A,A JMP TO PANTT IF ZERO | | %RETURN FROM PANTT) DNO → SCR %DNO + 2 → SCR |
| 1720 | | | | |
| 1721 | | | | |
| 1722 | | | | |
| 1723 | | | | |
| 1724 | | | | |
| 1725 | | | | |
| 1726 | | | | |
| 1727 | | | | |

| | | | |
|------|--|---------------------------------------|------------------------------|
| 1730 | ILOGM ADIR D, SCR A, A DSPL LE13 | %SAVE A | |
| 1731 | LOGM ADIR B, MPC A, IO | | |
| 1732 | CALL ACT | | |
| 1733 | ILOGM ADIR D, A A, SCR LE13 | 1756 %ACTIVATE DEVICE | |
| 1734 | JMP OUT1 | %UNSAVE A0 %FOR ECHO-ING | |
| 1735 | | | |
| 1735 | %OUTCH | | |
| 1735 | %WRITES A CHARACTER ON DEVICE (SS17) +4 | | |
| 1735 | %*** SCR0 IS DESTROYED *** | | |
| 1735 | OUTCH, IARM PLUS ADD1 D, SCR B, Z A, H LE15 DSPL | | |
| 1736 | OUT1, | LOGM AND B, B17 A, SS | |
| 1736 | | JMP TO OUT3 IF NZERO | |
| 1737 | | ILOGM ADIR D, SCR A, A LE13 DSPL | 1754 %NO OUTPUT IF LOAD MODE |
| 1740 | | IARM PLUS ADD1 D, SCR B, Z A, SS LE17 | %SAVE A0 |
| 1741 | | ARM PLUS ADD1 D, SCR B, B2 A, SCR | %DN0 + 1 → SCR |
| 1742 | | | %DN0 + 6 → SCR |
| 1743 | OUT2, | LOGM ADIR B, MPC A, IO | |
| 1743 | | CALL IOXR | 1632 %READ STATUS |
| 1744 | | LOGM AND B, B3 A, A | %READY FOR TRANSFER? |
| 1745 | | JMP TO OUT2 IF ZERO | |
| 1746 | | LOGM ADIR A, SCR | 1743 %NO |
| 1747 | | ARM BM1 D, SCR B, AC | %SCR → AC |
| 1750 | | ILOGM ADIR D, A A, SCR LE13 | %DN0 + 5 → SCR |
| 1751 | | LOGM ADIR B, MPC A, IO | %UNSAVE A0 |
| 1752 | | CALL IOXR | |
| 1753 | OUT3, | ILOGM ADIR D, P A, SCR LE15 | 1632 %WRITE CHARACTER |
| 1754 | | JMP RETU | |
| 1755 | | | 1224 %STANDARD RETURN |
| 1756 | | | |
| 1756 | ACT, | IARM PLUS ADD1 D, SCR B, Z A, SS LE17 | %DN0 + 1 → SCR |
| 1756 | | | |

| | | |
|------|-------------------------------|--|
| 1757 | ARM PLUS D, SCR B, B1 A, SCR | %DN0 + 3 → SCR |
| 1760 | ARM PLUS ADD1 A, Z B, B2 D, A | $\sim \zeta \rightarrow A$ |
| 1761 | LOGM AND B, BI7 A, SS | % LOAD MODE ? |
| 1762 | JMP TO ACT1, IF NZERO | % YES, DO NOT SET PAR1, ETC. |
| 1763 | ARM PLUS A, A B, B13 D, A | 1766 % 4005 → A |
| 1764 | LOGM OR D, A B, BI7 A, A | %144005 → A |
| 1765 | LOGM OR D, A B, B16 A, A | |
| 1766 | ACT1, CALL IOXR | %(RETURN ADDRESS ALREADY IN H-REG) |
| 1767 | | |
| 1767 | | %THIS PROGRAM STORES THE L-REGISTER IN THE LOCATION CONTAINED |
| 1767 | | %IN B-REGISTER. IT THEN LOADS THE SAME ADDRESS INTO THE D-REGISTER |
| 1767 | | %AND FORMS EXCLUSIVE OR OF L- AND D-REGISTER IN THE T-REGISTERS |
| 1767 | | %THIS LOOP CAN ONLY BE TERMINATED BY PUSHING MASTER CLEAR. |
| 1767 | MLOOP, ARM BM1 D, P B, B CPTR | %B - 1 → CP, CP → R |
| 1767 | MLP1, | %STORE L (ACTIVATE CONDITION) |
| 1770 | LOGM ADIR A, L CWR1 IF ZERO | %H → D, CP → R |
| 1770 | LOGM ADIR D, DA, H CPTR | %L → D → T, LOAD H |
| 1771 | LOGM EXOR D, TB, LA, DCRR1 | 1767 |
| 1772 | JMP MLOOP | |
| 1773 | | |
| 1774 | MCLS, | %MCL, REG → H |
| 1774 | ARM A, IO BIR3 | %N(A), H → SP |
| 1775 | LOGM ANDCB A, H B, A D, SP | %REG → SP |
| 1776 | LOGM A, SP BIR3 D, IO ADIR | |
| 1777 | JMP FETCH | 101 |
| 2000 | |) LINE |
| 2000 | | |



NORSK DATA A.S.

Lørenveien 57 - Postboks 163, Økern
OSLO 1

COMMENT AND EVALUATION SHEET

NORD-10/S MICROPROGRAM
February 1978

Publ. No. ND-06.010.01

In order for this manual to develop to the point where it best suits your needs, we must have your comments, corrections, suggestions for additions, etc. Please write down your comments on this pre-addressed form and post it. Please be specific wherever possible.

FROM _____

– we make bits for the future

NORSK DATA A.S LØRENVEIEN 57 OSLO 5 NORWAY PHONE: 21 73 71 TELEX: 18284