
NORD-10/HAWK - Disk Controller

# NORSK DATA A.S



# NORD-10/HAWK-Disk Controller

# REVISION RECORD Notes Revision Original Printing 03/76

NORD-10/HAWK — Disk Controller Publication No. ND-11.010.01



# TABLE OF CONTENTS

+ + + +

| Section:                                  | and the first section of the second section of the section of the second section of the section of the second section of the section | Page:             |
|---|---|-------------------|
| 1 0 0                                     | NORD-10/HAWK PROGRAMMING SPECIFICATIONS   | 1–1               |
| 1.1<br>1.2<br>1.3                         | Disk Device Register Addresses<br>Read Block Address<br>Preparing for a Transfer  | 1-1<br>1-2<br>1-4 |
| 2 3.4 W                                   | THE INTERFACE SIGNALS   | 2–1               |
| 2.1                                       | Signal Explanation  | 2-1               |
| 2.1.1<br>2.1.2                            | Output Lines Input Lines  | 2-1<br>2-3        |
| 2.2                                       | Signal Assignments  | 2-4               |
| 2.2.1                                     | Disk Configuations  | 2-8               |
| <b>3</b>                                  | DISK ADDRESSING   | 3–1               |
| 3.1                                       | Block Address Format  | 3-2               |
| 3.1.1<br>3.1.2                            | Sector Format — General Discussion Disk Formatting  | 3-2<br>3-4        |
| 3.2                                       | The Clock System  | 3-6               |
| 3.2.1<br>3.2.2                            | The Bit Counter The Phase Generator Network   | 3–6<br>3–6        |
| 3.2.2.1                                   | Operations  | 3–7               |
| 4   | WRITE AND READ OPERATION  | 4-1               |
| 4.1<br>4.2<br>4.3                         | Write Operation<br>Read Operation<br>The Check Word Generator   | 4-1<br>4-2<br>4-3 |
| 4.3.1                                     | Operation 2000 2000 2000 2000 2000 2000 2000 20   | 4–5               |
| 5   | INTERRUPT GENERATION AND HANDLING   | 5—1               |
| 5.1 · · · · · · · · · · · · · · · · · · · | Device Interrupts Error Interrupts  | 5-4<br>5-6        |

| Section:  |  | Page:   |
|---|--|---|
| 6   | STATUS GENERATION  | 6–1   |
| 6.1   | Detailed Description   | 6–2   |
| 6.1.1<br>6.1.2<br>6.1.3<br>6.1.4<br>6.1.5<br>6.1.6<br>6.1.7<br>6.1.8<br>6.1.9 | SBO — Ready for Transfer Interrupt Enabled SB1 — Error Interrupt Enable SB2 — Device Active SB3 — Device Ready for Transfer SB4 — Inclusive OR of Errors (SB5 - 11) SB5 — Write Protect Violate SB6 — Time Out SB7 — Hardware Error SB8 — Address Mismatch | 6-2<br>6-2<br>6-2<br>6-4<br>6-4<br>6-5<br>6-5 |
| 6.1.9.1   | Principal Circuit Description  | 6–7   |
| 6.1.10<br>6.1.11<br>6.1.12  | SB9 — Read Parity Error<br>SB10 — Compare Error<br>SB11 — DMA Channel Error (Missing   | 67<br>69                                      |
| 6.1.13<br>6.1.14<br>6.1.15<br>6.1.16  | Clocks) SB12 — Transfer Complete SB14 — Transfer ON SB14 — ON Cylinder SB15 — Bit 15 Loaded by Previous  | 6-9<br>6-9<br>6-9<br>6-11                     |
| 0171.0  | Control Word   | 6–11  |
| 7   | THE CONTROL WORD   | 7—1   |
| 7.1   | Detailed Description   | 7–2   |
| 7.1.1<br>7.1.2<br>7.1.3<br>7.1.4  | CWO — Enable Interrupts on Device<br>Ready for Transfer<br>CW1 — Enable Interrupt on Errors<br>CW2 — Activate Device<br>CW3 — Test Mode  | 7–2<br>7–2<br>7–2<br>7–4                      |
| 7.1.4.1<br>7.1.4.2<br>7.1.4.3<br>7.1.4.4                                      | Clock and Data Substitutions<br>Sector Substitutions<br>Read Operation in Test Mode<br>Write Operation in Test Mode  | 7—4<br>7—8<br>7—8<br>7—8                      |
| 7.1.5<br>7.1.6<br>7.1.7<br>7.1.8<br>7.1.9                                     | CW4 — Device Clear<br>CW5 - 6 — Address Bits 16 and 17<br>CW7 - 8 — Not Assigned<br>CW9 - 10 — Unit Select<br>CW11 - 12 — Device Operation   | 7–9<br>7–11<br>7–11<br>7–11<br>7–12           |
| 7.2   | M0 — Read Transfer   | 7–13  |
| 7.2.1   | Detailed Description   | 7–13  |

| Section:                |  | Page:                |
|-------------------------|--|----------------------|
| 7.3<br>7.4<br>7.5       | M1 — Write Transfer<br>M2 — Read Parity<br>M3 — Compare Test           | 7—17<br>7—20<br>7—22 |
| 7.5.1<br>7.5.2<br>7.5.3 | CW13 — Marginal Recovery<br>CW14 — Not Assigned<br>CW15 — Write Format | 7–22<br>7–23<br>7–23 |
|                         | APPENDIX A — Diagrams  |                      |
|                         | APPENDIX B — Signal Definition List                                    |                      |
|                         | APPENDIX C — Backwiring Print  |                      |
|                         | APPENDIX D — Controller Activity Indicators (Physical Locations)       |                      |
| il est<br>mension       | APPENDIX E — N-10/HAWK Physical Layout                                 |                      |

| Table:  |   | Page:   |
|---|---|---|
| 2.1<br>2.2  | The Interface Signals Interface Signals — Pin Assignments, etc.   | 2–2<br>2–5  |
| Figure:   |   | Page:   |
| 2.1   | Disk Configurations   | 2–8   |
| 3.1<br>3.2<br>3.3   | Block Address Format ND — Sector Format Disk Controller — Block Diagram   | 3–2<br>3–2<br>3–5   |
| 4.1   | The Check Word Generator  | 4-4   |
| 5.1   | Interrupt Generation  | 5–2   |
| 6.1<br>6.2<br>6.3<br>6.4  | Status Generation, SBO - 4 Status Generation, SB4 - 8 Status Generation, SB9 - 11 Status Generation, SB12 - 15  | 6-3<br>6-6<br>6-8<br>6-10   |
| 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 7.13 7:14 7.15 | Activate Device — Illustration Clock and Data — Substitution Sector Clock — Substitution Disable of Unit Error Condition Device Clear Illustration Bus Address bits 16 and 17 Unit Selection Mode Indication Read Transfer Read Gate Activation Write Transfer Read/Write Gate Activation Read Parity — Data Flow Read/Read Parity Differences Compare Test — Data Flow | 7-3 7-5 7-6 7-7 7-10 7-11 7-12 7-14 7-15 7-18 7-19 7-20 7-20 7-22 |

# 1 NORD-10/HAWK PROGRAMMING SPECIFICATIONS

# 1.1 DISK DEVICE REGISTER ADDRESSES

The codes below are relevant for disk system I. Each disk system may consist of four disk units. For disk system II, add 108 to the specified codes.

Read Core Address

IOX

500

Load Core Address

IOX

501

Read Sector Counter

IOX

502

Load Block Address

IOX

503

Read Status Register

IOX

504

Load Control Word

IOX

505

Seek Instruction (Read Block Address)

IOX

506

Load Word Count Register

IOX

507

The minimum number of words to be transferred is one sector, i.e.  $200_8$  words. The maximum number of words is one track, i.e. 24 sectors (6000 $_8$  words).

ID 44 040 04

#### 1.2 READ BLOCK ADDRESS

This instruction is implemented for maintenance purposes only. By first loading a control word with bit 3 (Test Mode) the instruction

IOX 506

will return the previously loaded block address to the A-register.

# **Control Word**

| Bit | 0<br>1<br>2<br>3<br>4<br>5<br>6<br>7 - 8<br>9<br>10<br>11 | Enable interrupt on device ready for transfer Enable interrupt on errors Activate device Test mode Device clear Address bit 16 Address bit 17 Not assigned Unit select Unit select Device operation Device operation |
|-----|---|--|
|     |   |  |
|     | 13  | Not assigned   |
|     | 14  | Marginal recovery  |
|     | 15  | Write Format   |

# **Unit Select Code:**

| Bit Number | 10 | 9 |        |
|------------|----|---|--------|
|            | 0  | 0 | Unit 0 |
|            | 0  | 1 | Unit 1 |
|            | 1  | 0 | Unit 2 |
|            | 1  | 1 | Unit 3 |

# **Device Operation Code:**

| Bit Number | 12 | 11 |                |
|------------|----|----|----------------|
|            | 0  | 0  | Read Transfer  |
|            | 0  | 1  | Write Transfer |
|            | 1  | 0  | Read Parity    |
|            | 1  | 1  | Compare        |

To format a disk the formatting switch must be turned on. Write transfer and Write Format must be specified.

# Status Word

| Bit 0 | Ready for transfer, interrupt enabled       |
|-------|---|
| 1     |   |
| 2     |   |
| 3     |   |
| 4     | Inclusive OR of errors (status bits 5 - 11) |
| 5     | Write protect violate                       |
| 6     | Time out                                    |
| 7     | Hardware error                              |
| 8     | Address mismatch                            |
| 9     | Parity error                                |
| . 10  | Compare error                               |
| ·     |   |
| 12    | - 100 CO                                    |
| 13    |   |
| 14    | l On cylinder                               |

15 Bit 15 loaded by previous control word

#### 1.3 PREPARING FOR A TRANSFER

A disk system is classified as a Mass Storage Device. Data Transfer takes place over a DMA (Direct Memory Access channel). A DMA will, when started, run without CPU supervision, i.e. the transfer is controlled from the DMA interface.

However, prior to a DMA transfer the various "control" registers must be loaded with start information.

This information is loaded via the A-register through a P10 "channel".

The sequence in which the control registers are loaded is of no significance. However, the preparation process is terminated when loading the control word with "Activate device" (CW2) specified.

# Example:

- Read "Status register" (IOX 504) to check if the unit is Ready (SB3) and Busy (SB2).
- Load "Block Address Register" (IOX 503) with the block address (disk address).
- Load "Core Address Register" (IOX 501) with the address of the first memory access.
- Load "Word Counter" (IOX 507) with the number of words to be transferred.

$$(200_8 \le WC + 6000_8)$$

● Load "Control Word" (IOX 505) with unit selection, Device Operation, interrupt enable and "Activate Device".

The data transfer will now start and the "word counter" is decremented and the "core address register" incremented by one for each word transferred.

The DMA transfer is normally terminated by a word count of zero (WC = 0).

#### 2 THE INTERFACE SIGNALS

The signals going to and from the unit are referred to as the interface signals. The type and number of lines are listed in Table 1.

#### 2.1 SIGNAL EXPLANATION

# 2.1.1 Output Lines

#### Cylinder Strobe

strobes the cylinder address into the cylinder address register. The cylinder address lines must be stable when the cylinder strobe is applied.

#### Cylinder Address

nine address lines holding the new address information at the line when the "cylinder strobe" is applied.

#### Return to Zero Seek

resets control logic and commands the carriage to cylinder 0.

#### Head Select

selects one of four recording heads by holding the binary address. The desired head selection must be held constant during the entire read or write operation.

#### Write Data/Clock

transmits double frequency encoded data and clock signals to the unit.

#### Write Gate

enables the write circuitry during a write operation.

#### Erase Gate

enables the erase current to the erase Coil. for pre-erasing data during a write operation.

#### Read Gate

enables the read circuitry during a read operation.

#### Unit Select

four select lines (one for each unit) selects the unit to be accessed. Unit selection must be active when exchanging data with a controller.

Note 1: Interrupt is the only signal that might be sent to the controller from an unselected unit.

Note 2: A unit may be selected for test purposes by setting the Unit Select switches at the I/O board. (Refer to Appendix B-3 in "HAWK — Disk System" Manual.)

.\_ .. .. .. ..




Table 2.1: The Interface Signals

# 2.1.2 Input Lines

On Cylinder

indicates that the R/W/E-heads have reached the cylinder address issued. The signal is inactive while the R/W/E-heads are moving.

Note:

Signal will also be activated by a "seek error".

Read Data

separated digital data information sent to the controller.

Read Clock

separated digital clocks (one for each data cell) sent to the controller.

Index

start of revolution mark. Indicates start of sector counting.

Sector

start of sector mark.

Note:

When heads 0 and 1 are selected the sector mark will derive from the cartridge. If heads 2 or 3 are selected the sector mark will derive from the fixed disk.

Sector Address:

five lines that carry the sector address for the selected disk.

Seek Error

indicates that the unit was unable to successfully complete a seek operation.

OR

indicates that the unit has received an illegal address. (Address Interlock)

Note:

By use of option switches on the I/O-board the Address Interlock signal will be set back as Seek Error. This is done for the ND-interface since the Address Interlock Line is not used.

Note:

A RTZS will clear the control logic and command the carriage back to cylinder 0.

Address Acknowledge

indicates that the unit has received a legal address.

Note:

This feature is not used by the ND-interface.

Write Status

unit is inhibited from writing on the disk. This signal is active whenever one or two WRITE PROTECT switches are on and the associated disk is selected — or when the controller write protect line is active.

# 2.2 SIGNAL ASSIGNMENTS

Table 2.2 shows the above described interface signals — direction, polarity.

On the controller side the plug pin number, card type and terminal number are listed.

On the unit side the corresponding plug pin number and  $\mbox{I/O}$  cord pin number are listed.

PAGE 1 of TABLE 2

| H Ca       | 1/0 CARD             | B14                      | A16      | 816               | A17              | 817      | A12      | <b>8</b> | A13      | 813       | A24      | B26                        | 827                | 78                 | 818<br>6              | A15        |
|------------|----------------------|--------------------------|----------|-------------------|------------------|----------|----------|----------|----------|-----------|----------|----------------------------|--------------------|--------------------|-----------------------|------------|
| UNIT 8427H | PLUG PIN NG I/O CARD | ∢ ∢                      | U        | ш                 | 1                | ¥        | . \$     | ۵.       | >        | <b> -</b> | Œ        | ¥<br>¥                     | AC                 | AE                 | AS                    | W          |
|            | SIGNAL               | CYLSTR - CYLINDER STROBE | CYL AD/o | CYL AD/1 CYLINDER | CYL AD/2 ADDRESS | CYL AD/3 | CYL AD/A | CYL AD/5 | CYL AD/6 | CYL AD/7  | CYL AD/8 | RTZS - RETURN TO ZERO SEEK | HS/0 - HEAD SELECT | HS/1 + HEAD SELECT | WR - WRITE DATA/CLOCK | WRITE GATE |
|            | DIRECTION            |                          |          |                   |                  |          |          |          |          |           |          |                            |                    |                    |                       |            |
|            | BIGNAL/POL           | DTASo                    | TA00     | TA10              | TA20             | TA30     | TA40     | TA50     | TA60     | TA70      | TABo     | DRTZo                      | DHS00              | DHS10              | DWDo                  | DWGo       |
|            | PIN NO.              | 8                        | Z        | Σ                 | 3                | Ī        | >        | >        | )        | ¥         | L.       | <b>,</b> w                 | F                  | SS                 | QQ                    | 3          |
| CONTROLLER | TERM NO.             | 69                       | 61       | 83                | 99               | 29       | 76       |          | 79       | 82        | 88       | 91                         | 29                 | 8                  | 69                    | 55         |
| ŏ          | CARD TYPE            | 1036                     | 1036     | 1036              | 1036             | 1036     | 1636     | 1036     | 1036     | 1036      | 1036     | 1036                       | 1039               | 1039               | 1039                  | 1035       |

Table 2.2: Interface Signals — Pin Assignments, etc.

| PAGE 2 | OF | TARI | F 2 |
|--------|----|------|-----|
|--------|----|------|-----|

| I          | 1/0 CARD     | 98         | 315        | 825           | 828            | 828           | B25           | A29     | 68                   | B29                 | A14                 | A31        | 018      | B8<br>A19                                       | A30   |  |
|------------|--------------|------------|------------|---------------|----------------|---------------|---------------|---------|----------------------|---------------------|---------------------|------------|----------|---|-------|--|
| UNIT 9427H | PLUG PIN NO. | ē.         | > <b>A</b> | 88            | 2              | 8             | BS            | X       | 80                   | <b>&gt;</b>         | AZ                  | ŭ.         | 83       | 22  | 88    |  |
|            | SIGNAL       | ERASE GATE | READ GATE  | UNIT SELECT 1 | UNIT SELECT 2  | UNIT SELECT 3 | UNIT SELECT 4 | READY   | ON CYL - ON CYLINDER | RD DATA – READ DATA | RD CLK - READ CLOCK | INDEX      | SECTOR   | SKER – SEEK BRROR<br>AD INT – ADDRESS INTERLOCK | FAULT |  |
| •          | DIRECTION    |            |            |               | Ber manner (M) |               |               |         |                      |                     |                     |            | <b>V</b> |   |       |  |
|            | SIGNAL/POL   | DEGo       | DRGo       | US1o          | USZO           | US3°          | US4o          | CREADYO | CEYLo                | RRDo                | CRCo                | CART INDEX | SECTOR1  | SEEK ERRO                                       | RAULT |  |
|            | PIN NO.      | I          | 8          | u.            | W              | 60            | ∢             | >       | 3                    | Ń                   | >                   | ¥          | J        | a.  | Œ     |  |
| CONTROLLER | TERM NO.     | . 67       | Ç.         | Ø.            | g-<br>Gs       | 8             | <br>10<br>0   | 77      | 70                   | 73                  | 75                  | 87         | 80       | 83  | 8     |  |
|            | CARD TYPE    | . 1039     | 1039       | 1039          | 1039           | 1039          | 1039          | 1039    | 1039                 | 1039                | 1039                | 1039       | 1029     | 1039  | 1039  |  |

Table 2.2: Interface Signals — Pin Assignments, etc.

| ·                        | F TABL                 | E 2                   |                       |                     |                       | -                     |   |  |
|--------------------------|------------------------|-----------------------|-----------------------|---------------------|-----------------------|-----------------------|---|--|
| 1/0 CARD<br>PIN NO:71/P1 | 000                    | 82                    | <b>4</b>              | 4                   | 8                     | <b>85</b>             | B23 or<br>A23<br>(See Option<br>Switch Chert) |  |
| PLUG PIN NO              | Ą                      | 3                     | G                     | 20                  | æ<br>Ö                | 4                     | <b>H</b>                                      |  |
| SIGNAL                   | WR STAT - WRITE STATUS | SA/o - SECTOR ADDRESS | SA/1 - SECTOR ADDRESS | SA/2 SECTOR ADDRESS | 8A/3 - SECTOR ADDRESS | SA/4 - SECTOR ADDRESS | WRITE PROTECT OR TRACK OFFSET                 |  |
| DIRECTION                |                        |                       |                       |                     |                       | - <b>\</b> .          |   |  |
| SIGNAL/POL               | WPEDo                  | SB1o                  | \$820                 | SB40                | S880                  | SB160                 | · MARGo                                       |  |
| P NO.                    |                        |                       |                       |                     |                       |                       |   |  |
| TERM NO.                 | 83                     | 92                    | 66                    | 91                  | 63                    | 87                    | . C   |  |
| CARD TYPE                | 1107                   | 1107                  | 1107                  | 1107                | 1107                  | 1107                  | 1107  |  |


Table 2.2: Interface Signals — Pin Assignments, etc.

#### 2.2.1 Disk Configurations

A maximum of four units may be wired up to one controller. The limitation is found in the four address lines. The unit number is set up by unit selection switches on the I/O board. (Refer to Appendix B-3 in "HAWK — Disk System" manual.)

Any combination of 9427 and 9427H may be connected in the "daisy chain". It should be observed that 9427 is given the unit number dependent of its position in the daisy chain, while 9427H may be selected to be any of the possible unit numbers. (Refer to Figure 2.1.)

Precautions should be taken to avoid more than one unit being assigned the same unit number. For further details see I/O board schematics in the "HAWK — Disk System" manual — Appendix A.



T: Line Terminators

Figure 2.1: Disk Configurations

# 3 DISK ADDRESSING

The disk surface is divided into 408 (406) tracks (cylinders). Four recording surfaces require four recording heads. Each track is divided into  $24_{10}$  (30<sub>8</sub>) sectors.

The disk address referred to as "Block Address" is thus composed of:

- Head Number (2 bits)
- Cylinder Number (9 bits)
- Sector Number (5 bits)

which is a total of 16 bits.

# 3.1 BLOCK ADDRESS FORMAT

Figure 3.1 illustrates the "Block Address Format":

| 15              | 14 6   | 5        | 4 0            |
|-----------------|--|----------|----------------|
| D               | CYLINDER #   | S        | SECTOR #       |
| {1}.            | (9)  | (1)      | (5)            |
| <b>V</b><br>HSI | A CONTRACTOR OF THE PROPERTY O | ∯<br>HS0 | Head selection |

Figure 3.1: Block Address Format

Bits 0 - 4: Designates the sector within a track.

Bit 5: Surface of the (by Bit 15) selected disk (S = 0 upper surface; S = 1 lower surface).

Bit 6 - 14: Designates the cylinder number.

Bit 15: Designates the fixed (D = 1) or the removable (D = 0) disk.

The Block Address is loaded by an IOX 503.

The unit will perform a seek operation to the addressed cylinder when an "Activate" is performed.

SAA 4 % Activate IOX 505 % Device

# 3.1.1 Sector Format — General Discussion

A sector is divided into 8 phases as illustrated in Figure 3.2.




Figure 3.2: ND — Sector Format

A discussion of the different phases follow:

- A "Head gap" or "Tolerance gap" of 120 zeros is the first field in a sector after a "sector mark" has been detected. The purpose of this "Head gap" is to compensate for:
  - head switching time
  - sector pulse jitter
  - controller variations
  - mechanical skew in sector notches/holes
  - physical distance between Erase and Read/Write heads

Since the length of a data cell is 400ns at a nominal RPM (2400), the duration of the Head gap is  $48\mu s$ . Some time during the "Head gap" the read gate should be activated and read operation initiated. Under most common conditions, the read will start in the middle of the "Head gap",

The next field in the sector format is the "sync pattern" – SP.
The end of the "sync pattern" is indicated by a recorded "1", preceded by 95 zeros.

The purpose of the "sync pattern" is to bring the "read recovery logic" into syncronization with:

- the speed of the disk drive
- the correct phase relationship between data and clocks.

This is discussed in detail during "Read Recovery Operation". The "Head gap" and the "Sync Pattern" will be treated as one field by the controller, Phase I. End of "Phase I" or "Sync Pattern" is indicated by a recorded "1".

- 3 The 16 bits block address (ADDR) is the next field recorded. This field is referred to as Phase 2 in the controller.
- 4 Check Word on Address CWA is a special check word for the address recorded.
- (5) Following the CWA, a new "Head gap" will show up. The reason for this "Head gap" is to:
  - compensate for controller turn-around time.
  - allow time for head switching from a read to a write operation.

This "Head gap" consists of 120 zeros.

A Sync Pattern — SP — of 95 zeros terminating with a 1 bit has the identical purpose, in this case, as in (2).
 (5) and (6) are in the controller referred to as Phase 4.)

- Next in the row is the data field consisting of 2048 data cells. (Equal to 128 16 bits words = 1/8 K-words.)
- (8) CWD Check Word on Data is generated by the controller as the data is written on the disk. Next, this bits word is passed on to the disk.
- This field consists of only 1 bit which indicates "end of recording".
- The "Tolerance Gap" TG is normally 75 data cells long. The purpose is to:
  - absorb mechanical skew in sector notches/holes
  - compensate for "Write oscillator" drift


# 3.1.2 Disk Formatting

The first operation a new disk (cartridge or fixed disk) must go through is the formatting process. This must be done prior to any exchange of data with the disk. This process will:

- write zeros into 1 the "head gap"
- continue writing zeros into the "sync pattern" (2) terminating with a "1".
- write the block address into the above field (3).
- write the "control word address" into the CWA field (4).

The above steps are repeated for each sector on every track of the disk.

When this process has been completed, random access to different addresses can be made.



#### 3.2 THE CLOCK SYSTEM

A 10 MHz crystal oscillator (located on the 1036 module) is the heart of the disk and controller operation. When divided by 4 a 2.5 MHx clock is derived (C1 pulses). The clock pulses serve as:

- Write clocks during a Write operation.
- Read clocks during a read operation until the read gate is turned on.
- Read or Write (whichever is specified) under Test mode of operation.

#### 3.2.1 The Bit Counter

The write clocks (C1) from the crystal oscillator or the read clocks from the unit (RC) during a read operation feeds the Bit counter (located on the 1039 card) with clock pulses. Various stages of the bit counter are sent to the phase generator and other parts of the controller as control terms.

The bit counter will be cleared by a sector pulse (SECT) or by the term CLBC (clear bit counter). CLBC originates in the "Phase generator network" located on the 1107 card. Refer to Figure 3.3.

For each new phase initiated by the "phase generator network" the bit counter will be reset to zero by the term "CLBC". The maximum count will thus be 2048 in Phase 6. (Refer — General Sector Format.)

#### 3.2.2 The Phase Generator Network

A sector is divided into 8 different phases where each phase holds an exact number of data cells (bits). The "Phase generator network" is responsible for changing from one phase to the next. This network operates close together with the "Bit counter". Refer to Figure 3.3.

The last stage in the "Phase generator network" consists of a serial in (Ext sect), parallel out (PH1 - PH8), shift register. A sector pulse (CLP) clears the register while the delayed part of the sector pulse (Ext sect) sets the first bit.

Since "Ext sect" appears only once for each sector, only one bit will be shifted down the register, i.e. only one phase will be active at the time.

#### **3.2.2.1** Operations

#### Phase 1:

Phase 1, composed of the "Head gap" and the "Sync Pattern", is entered by the latter part of the sector pulse (Ext sect). Phase 1 will be terminated in:

- a Write Format mode of operation by counting up 216 bits. The last bit will be a 1 (ONE CATCH) recorded.
- a Read or Write mode of operation by reading the "one catch".

#### Phase 2:

Phase 2, containing a 16 bits address, is terminated by reading a count of 15 (16 bits counted).

#### Phase 3:

Phase 3, holding a 16 bits check word on the address recorded in Phase 2, will be dropped when a count of 15 is reached.

#### Phase 4:

Phase 4 has the same purpose and format as Phase 1. Phase 4 will be dropped:

- in a write operation after 126 bits recorded (125 zeros and 1 one)
- in a read operation after reading the "ONE CATCH".

#### Phase 5:

Phase 5, containing 2048 data cells, will be active until a count of 2047 has been reached.

#### Phase 6:

The check word on the data field is held in Phase 6. This phase will be terminated after the 15th check word bit.

#### Phase 7:

This phase lasts only for one data cell at a time and contains a 'one'. A bit count of ONE will, therefore, terminate this phase.

#### Phase 8:

The length of this phase will be measured from the end of Phase 7 up to the next sector pulse.

| 3                                       |           |
|---|-----------|
| Contraction of the                      |           |
| See (10) - (10)                         |           |
| Manager Street                          |           |
| Systilian and                           |           |
| organism                                |           |
| As eddelan                              |           |
|   |           |
| OWNERSON                                |           |
| gh-, spirate                            |           |
| , Anna Constitution of                  |           |
| - Constitution                          | of.       |
| -                                       |           |
| Meta-Lander)                            |           |
| *windshiptor                            |           |
| andpast (works)                         | £         |
| To the second                           |           |
|   |           |
|   |           |
|   |           |
|   |           |
|   |           |
| Total common or                         |           |
| and department of the second            |           |
| 20110100                                |           |
| per la canda                            |           |
|   |           |
|   |           |
| 1                                       |           |
| 1                                       |           |
|   |           |
|   |           |
|   |           |
|   |           |
| and and any later in the                |           |
| President complete                      |           |
| relativity in the                       | N         |
| vice and a second                       |           |
| - Conspinsion                           |           |
| Aries sales                             | *         |
| -                                       |           |
| an recognition and                      |           |
| (a Ladinepe                             |           |
| 000000000000000000000000000000000000000 |           |
| Percent                                 |           |
| Section of the last                     |           |
| 2000 manufacture                        |           |
| distribute.                             |           |
| opinioni o                              |           |
| design Colombia                         |           |
| and and on the                          |           |
| And the spinish spinish                 |           |
| Constitution of the                     |           |
| unuarito di                             |           |
|   |           |
| 1                                       |           |
| Carried Colonia                         |           |
| -Complete Comp                          |           |
| an Destroyce                            | *         |
| -                                       |           |
| -Outrobasis                             |           |
| ofenspecial feet                        | 20<br>No. |
| Control (Section)                       |           |
| outside Service                         |           |
| -                                       |           |
|   |           |
|   |           |
|   |           |
|   |           |

#### 4 WRITE AND READ OPERATION

#### 4.1 WRITE OPERATION

- Prior to a write operation the heads must be positioned over the desired cylinder (which is part of the block address) and the desired head must be selected (also part of the block address). Then a search for the desired sector takes place by reading the sector address in phase 2 and associated "control word" in phase 3, the controller will command a write.
- 120 zeros will be recorded in the "Head gap" (5).
- continuing with 95 zeros and a "1" in the "Sync Pattern" (6).
- followed by the data in the "Data Field" (7) .
- and the calculated "check word" (8).
- ending with "1" (9).

The above sequence of events takes place for every write operation. Note that Phase 4, 5, and 6 are rewritten for every write operation in order to obtain the same phase relationship for data and clocks throughout phase 4, 5, 6, and 7.

# 4.2 READ OPERATION


In order to perform a read operation one head must be selected and positioned over the desired cylinder. Then a search for the addressed sector will take place. When the correct cylinder is found the read operation will continue and read the addressed data field.

Since the address portion is written during the formatting processing and the data portion during a normal write operation, they will have a random phase relationship in respect to each other. Due to this fact, resyncronization will be obtained in Phase 4 during a read operation. (For further details see Chapter 9.2 in "HAWK — Disk System" manual.)

# 4.3 THE CHECK WORD GENERATOR

In order to increase the reliability of a read/write operation, parity or check word is introduced.

The "check word generator" is wired to perform the polynomial  $X^{15} + X^2 + 1$ . The main building blocks are two 8 bit shift registers. For principal study we consider the shift register elements. For each clock pulse (CLCC) applied a one element shift operation is performed. The clock pulses are enabled to the "check word generator" in Phase 2, 3, 5, and 6.



# 4.3.1 Operation

During the formatting process the 16 bits address is written on the disk in phase 2 and passed on to the "check word generator". During this phase a feedback (T15) is enabled and the check word generator will operate according to the above mentioned polynomial. The 16 bits check word generated in Phase 2 will be shifted out and sent to the unit as write data in Phase 3. This is accomplished by blocking the feedback and keeping the input inactive. The (=1) gates will thus perform no logical operation.

The same sequence of events will take place during a normal write operation.

In Phase 2 the "Block Address" will be read off the disk and will also enter the "Check Word Generator". The check word on address will also be entered in Phase 3. If no address parity has occurred the shift register elements contain all 0's at the beginning of Phase 4.

If an address parity has occurred, SB9 will set. (Refer - Description of SB9, Chapter 6.1.10.)

The same sequence of events will take place when a read operation is specified.

| OCT MANAGEMENT AND PARTY A |  |            |
|--|--|------------|
| Deep Contract and Contract Con |  |            |
|  |  |            |
|  |  | ye.        |
|  |  | 2          |
|  |  |            |
|  |  |            |
|  |  |            |
|  |  |            |
|  |  |            |
|  |  | uliq<br>bu |
|  |  | °          |
|  |  |            |
|  |  |            |
|  |  |            |
|  |  |            |
|  |  |            |
|  |  | 8          |
|  |  | ž          |
|  |  |            |
|  |  |            |

# 5 INTERRUPT GENERATION AND HANDLING

The disk controller is wired to interrupt level 11<sub>10</sub>. The various sources for interrupt will be discussed here.

In order to enable all the interrupt sources a

SAA 3

% set bit 0 and 1

% enable interrupt on device ready for transfer and enable interrupt on Errors

must be performed.

The main interrupt source may be divided into two groups:

- Device Interrupts
- Error Interrupts

"Device Interrupts" are enabled by "Control Word", bit number 0 and "Error Interrupts" are enabled by "Control Word", bit number 1.

The two interrupt enable FF's are reset in one of two ways:

1. "Device Clear" generated by "Control Word", bit number 4

BSET ONE 40 DA IOX 505


OR

2. "Inident" issued on level 11 and interrupt present.

INIDENT®Level 11®Int

The second will reset one of the interrupt enable FF's depending on whether:

- Busy → Busy OR
- Error Condition → Error condition occurred



To determine which was reset we must look at Status Register bits number 0 and 1 after doing a:

IOX 50 4 (Read Status) transfer

Let us now look into the interrupt sources within the two groups separately.

### 5.1 DEVICE INTERRUPTS

"Device Interrupts" are generated when the transition "Busy → Busy" occurs. This is done by resetting the "Busy FF" which is already set by control word bit number 2, "Activate Device".

: BSET ONE 20 DA IOX 505 :

The main sources will reset the "Busy FF".

1. Term "Clear" generated from bit number 4 in Control Word. i.e.

BSET ONE 40 DA IOX 505

Instruction sequence executed.

2. The term 'BCOMPL", activated by the word counter, has counted down to zero (transfer is completed) for the next sector clock.

BCOMPL = Sector Clock·WC = 0.

The third main source comes into effect by activating the term "BRBUSY".

This term is activated by one of five sources:

1. A write transfer is attempted to a disk plate, (fixed or cartridge) which is write protected, from the HAWK front panel.

Status bit number 7 (SB5, protect violation) will also set.

- 2. Drop of Ready (Ready → Ready), from HAWK, while not being in test mode of operation.
- 3. If an "Address mismatch" has occurred while not being in the WF Write Format Mode of Operation. Status bit number 8 (SB8 address mismatch) will also set.
- 4. If Busy FF is set for more than 300ms.

i.e. a head positioning + data transfer has taken more than 300ms.

Status bit number 6 (SB6, Time out) will also be set.

NID 44 040 04

- A disk error has occurred. 5. A disk error is defined in the controller as:
  - A Fault condition which occurred in the HAWK.

 $(\mathsf{OR}_{j,j})_{j\in\{1,2,\ldots,8,q\}}$  is given by  $j\in\{1,2,\ldots,p\}$  by an  $(0,1,2,\ldots,p]$  . Fig.

Seek Error has occurred.

Status bit number 7 (SB7 - Disk Error) will be set in either case.

# **COMMENTS:**

| Regarding SB6 and SB7 the following conclusion can be made: |                 |  |  |  |  |
|---|-----------------|--|--|--|--|
| SB7   | SB6             | green and the first property of the contract o |  |  |  |
| 0   | a 1 a 1 a 2 a 2 | Seek time plus transfer time > 300ms. Fault occurred.  |  |  |  |
| 1   | 0               | in HAWK. Seek Error occurred in HAWK, i.e. a seek  |  |  |  |
| 1   | 1               | operation not completed within 500ms.  |  |  |  |
|   |                 | NB: the 1-1 combination can only be read if the  |  |  |  |
|   |                 | IOX < Status > will be executed at least 200ms   |  |  |  |
|   |                 | after the interrupt was detected. This is to allow   |  |  |  |
|   |                 | time for the Seek Error information to be transferred  |  |  |  |
|   |                 | to the controller. The interrupt is caused when SB6  |  |  |  |
|   |                 | is set from the 300ms time out circuitry in the controller.  |  |  |  |
|   |                 |  |  |  |  |

# 5.2 ERROR INTERRUPTS

The "Error Interrupt" is activated as a function of Status Bit number 4 (SB4) being set.

SB4 will set if any of SB5 — SB11 become active. Refer to "Status Generation".

# General Comments:

We notice that SB5, SB6, SB7, and SB8 will generate "Device Interrupt" and "Error Interrupt".

An Ident instruction will thus reset "Error Interrupt Enable" and "Device Interrupt Enable" if one of the above Status Bits caused the interrupt condition.

# 6 STATUS GENERATION

The status register can be read by an IOX 504 instruction.

The bit assignment is as follows:

# Status Word

| Bit 00 | Ready for transfer, interrupt enabled       |
|--------|---|
| Bit 01 | Error interrupt enabled                     |
| Bit 02 | Device active                               |
| Bit 03 | Device ready for transfer                   |
| Bit 04 | Inclusive OR of errors (status bits 5 - 11) |
| Bit 05 | Write protect violate                       |
| Bit 06 | Time out                                    |
| Bit 07 | Hardware error                              |
| Bit 08 | Address mismatch                            |
| Bit 09 | Read Parity Error                           |
| Bit 10 | Compare error                               |
| Bit 11 | (DMA channel error) Missing Clock           |
| Bit 12 | Transfer complete                           |
| Bit 13 | Transfer on                                 |
| Bit 14 | On cylinder                                 |
| Bit 15 | Bit 15 loaded by previous control word      |

#### 6.1 DETAILED DESCRIPTION

The setting of the different status bits will be discussed and illustrated when required.

### 6.1.1 SBO — Ready for Transfer Interrupt Enabled

Refer to Figure 5.2.

When performing a Read Status, IOX 504 SB0 senses and reports the status of the "Device Interrupt Enable" FF. When set SB0 = 1. When cleared SB0 = 0. The "Device Interrupt Enable" is set by "Control Word" Bit 0.

: SAA 1 IOX 505

# 6.1.2 SB1 — Er ror Interrupt Enable

Refer to Figure 5.2.

SB1 senses and reports the status of the "Error Interrupt Enable" at the point in time when a Read Status, IOX < 504 > , is performed. The "Error Interrupt Enable" is set by Control Word - Bit 1.

: SAA 2 IOX 505

### 6.1.3. SB2 — Device Active

Refer to Figure 6.1.

SB2 senses and reports the status of the "Busy" FF. The "Busy FF" is set by Control Word Bit 2, "Activate Device".

SAA 4 IOX 504




Figure 6.1: Status Generation, SBO - 4

NID 11 010 01

The Busy FF will be reset when the desired operation (indicated by Control Word Bits 11 - 13) is completed. If the specified condition takes more than 300ms, SB6 will set which in turn will reset the "Busy FF". The most common method for resetting Busy is "Word Counter" = 0 (WC = 0). Busy may also be set by a Control Word Bit 4, "Device Clear" operation.

BSET ONE 40 DA IOX 505 :

For a more complete study of the resetting conditions refer to Figure 6.2.

# 6.1.4 SB3 — Device Ready for Transfer

Generally, the Device is ready for a new operation when the previous one is completed. This is indicated by the term "FINISHED" being generated.

SB2 = (Busy → Busy) 

Action. The Action FF sets with the Busy FF and can be cleared by Control Word Bit 4 (CW4) — "Clear Device".

: BSET ONE 40 DA IOX 505

See also description for SB2 (Device active).

# 6.1.5 SB4 — Inclusive OR of Errors (SB5 - 11)

Refer to Figure 6.1.

Status Bit 4 will set when one of Status Bits 5 - 11 (SB5 - SB 11) sets. For further information refer to the following description of SB5 to 11.

#### 6.1.6 SB5 — Write Protect Violate

Refer to Figure 6.3.

Write protect violate (SB5) will be generated if a Write operation (specified by Control Word Bits 11 and 12) is attempted to a disk plate (fixed or cartridge) that is protected. The signal WPED will be returned from HAWK to indicate this error condition.

Note: The HAWK has two write protect switches which make it possible for a write transfer to take place.

Example: A write transfer to the cartridge while the fixed disk is write protected.

**6.1.7** *SB6* — *Time Out* 

Refer to Figure 6.3.

Status Bit 6 (SB6) will set if the Busy FF is set for more than 300ms. That means that NO operation should take more than 300ms. This check is performed by the ONE SHOT located on 1037. A "Time Out" error occurs if the Busy  $\rightarrow$  Busy doesn't take place before the one shot times out.

6.1.8 SB7 — Hardware Error

Refer to Figure 6.3.

Status Bit 7 (SB7) derives from the HAWK. SB7 will set if a "Seek Error" or a "Fault" condition occurs in the unit.

SB7 = Seek Error + Fault

By analyzing SB7 and SB6 it's possible to tell if a "Fault" or a "Seek Error" occured.

If a "Seek Error" occurs in the unit (a seek operation exceeds 500ms) SB6 will set 200m in advance of SB7.

Seek Error = SB6 · SB7

A "Fault" condition in the unit will only set SB7, i.e.

Fault = SB7  $\cdot$  SB6

6.1.9 SB8 — Address Mismatch

Refer to Figure 6.3.

Status Bit 8 (SB8) will set if an address mismatch occurs between the "Block Address" (address given by the CPU) and the address ready off the disk in phase 2. This takes place if the Read/Write heads are settled off the desired (addressed) track.

A "Return to Zero Seek" (RTZS) operation issued from the controller, will reset the control logic and reposition the heads to cylinder zero. Operations may resume from this point.




Figure 6.2: Status Generation, SB4 - 8

# 6.1.9.1 <u>Principal Circuit Description</u>

Refer to Figure 6.3.

The term COMPA (Heads on addressed sector) becomes active when sector address from the sector counter, in HAWK, matches the sector address held in the Block Address, provided "Read Gate" and "ON Cylinder" are active.

In phase 2 the "Block Address" is read off the disk in serial format and compared bit by bit in the exclusive OR with the Block Address shifted from the "parallel in - serial out" shift network.

One "CLA" (equal bit pulse) will be generated for each equal address bit compared. These pulses will increment a 16 bits counter which produces a carry output (E15) at a count of 15. If the addresses are equal the "Equal Address FF" will set when the last address bit has been compared.

If the addresses did not compare, the 16 equal bits counter would not reach a count of 16 and the term E15 would be inactive. Also, the Equal Address FF would not set.

In the beginning of Phase 3 the status of the Equal Address FF will be reported as SB8 (normal condition) or SB8 (error condition).

## 6.1.10 SB9 — Read Parity Error

Refer to Figure 6.3.

Status Bit 9 will set if parity occurs on address or data read from disk.

When reading the address in Phase 2 the address will be fed through the check word (parity word) generator. In Phase 3 the recorded check word will be read and passed through the generator. If no parity occurred the check word generator will hold the number 0 at the end of Phase 3 or the beginning of Phase 4.

When reading the data in Phase 5 the data will also be fed through the parity check word generator and a check word will be generated. If the check word read from the disk in Phase 6 is the same as the one generated in Phase 5, the check word generator will hold a 0 in the beginning of Phase 7.

If a parity occurs the check word generator will hold a non-zero value in the beginning of Phase 4 (address parity error) or in the beginning of Phase 7 (data parity error) and SB9 will set.




Figure 6.3: Status Generation, SB9 - 11

NIM 44 040 0

# **6.1.11** *SB10* – *Compare Error*

A compare test may be specified by setting Bits 11 and 12 in the control word.

: LDA (014000 IOX 505

M3 (compare test) will then be activated and the data field in Phase 5 recorded on the disk will be compared bit by bit with a specified memory data buffer.

If unequal bits are found the exclusive OR will output a "1" and SB10 will set indicating compare error.

# 6.1.12 SB11 – DMA Channel Error (Missing Clocks)

Refer to Figure 6.4.

SB11 will set if one clock is missing in Phase 5. The length of a data cell is 400ms, and if one clock is missing the 600ms one shot will time out and set Status Bit 11 (SB11).

## 6.1.13 SB12 — Transfer Complete

Refer to Figure 6.4.

Prior to a data transfer (read or write) the word counter will be set to the number of words to be transferred. (Minimum  $-200_8$ : Maximum  $6,000_8$ )

LDA (Number of words to be transferred) IOX 507

The word counter will be counted down for each word transferred.

When the word count of zero comes up and the following sector pulse occurs, SB12 will set, indicating transfer completed.

#### 6.1.14 *SB14* — *Transfer ON*

Refer to Figure 6.5.

SB13 (Transfer ON) is active when performing a Read or a Write transfer — indicated by the Read or the Write gate being active. That means that any data transfer to and from the HAWK will set SB13.




Figure 6.4: Status Generation, SB12 - 15

BIR 44 040 0


# **6.1.15** *SB14 — ON Cylinder*

Refer to Figure 6.5.

SB14 is set directly from "ON Cylinder" from HAWK. "ON Cylinder" means that the read/write heads have reached the cylinder address last issued from the controller. SB14 will be inactive when the Read/Write heads are moving.

# 6.1.16 SB15 - Bit 15 Loaded by Previous Control Word

SB15 will set if Bit 15 was set in the previous control word issued. (Bit 15 in control word specifies "Write Format".)



### 7 THE CONTROL WORD

Various control functions and operations in the controller and the HAWK will be dictated from the CPU via the control word. The control functions are set by a:

LDA (Mask IOX 505

The bit assignment for the control word is as follows: Bit 0

| Bit<br>Bit | 0<br>1                   | Enable interrupt on d<br>Enable interrupt on e | device ready for transfer errors |
|------------|--------------------------|--|----------------------------------|
| Bit        | 2                        | Activate device                                |                                  |
| Bit        | 3                        | Test Mode                                      |                                  |
| Bit        | 4                        | Device Clear                                   |                                  |
| Bit        | 5                        | Address Bit 16                                 |                                  |
| Bit        | 6                        | Address Bit 17                                 |                                  |
| Bit        | 7                        | Not assigned                                   |                                  |
| Bit        | 8                        | Not assigned                                   |                                  |
| Bit        | 9                        | Unit select                                    |                                  |
| Bit        | 10                       | Unit select                                    |                                  |
| Bit        | . <b>11</b> , 12, 14, 14 |  |                                  |
| Bit        | 12                       | Device operation                               |                                  |
| Bit        | 13                       | Marginal recovery                              |                                  |
| Bit        | 14                       | Not assigned                                   |                                  |
| Bit        | 15                       | Write format                                   |                                  |
|            |                          |  |                                  |

# Unit Select Code

| Bit | 10            | - 9 | A    |        |   |  |
|-----|---------------|-----|------|--------|---|--|
|     |               | n   | Hnit | number | n |  |
|     |               |     |      | number |   |  |
|     |               |     |      | number |   |  |
|     | 11.56 (1.75%) | 1   | Unit | number | 3 |  |

# Device Operation Code

| Bit 12 | 11      | San Salah | . <mark>*</mark> |
|--------|---------|-----------|------------------|
|        | 1.45.45 |           |                  |
|        | 0       | (MO)      | Read Transfer    |
|        | 1       | (M1)      | Write Transfer   |
| 1      | Ô       | (M2)      | Read Parity      |
| 1      | 1       | (M3)      | Compare          |

# 7.1 DETAILED DESCRIPTION

The operation performed as a function of the various control word bits will be discussed and illustrated when required.

### 7.1.1 CWO — Enable Interrupts on Device Ready for Transfer

When a

SAA 1 IOX 505

is executed the "Device Interrupt Enable" FF will set. (Refer to Figures 6.1 and 6.2.) When CWO is set device interrupts may come through and drive the interrupt line (Level 11).

## 7.1.2 CW1 — Enable Interrupt on Errors

When a

SAA 2 IOX 505

is executed control word bit 1 sets. (Refer to Figures 5.1 and 5.2.) Interrupt from various error sources may now come through and drive the interrupt line (Level 11).

#### 7.1.3 *CW2 – Activate Device*

Refer to Figure 7.1.

A SAA 4 IOX 505

will set CW2 and set the "Busy" FF. This will be indicated by the "OPIND" being lit. The LED-diode is located on the 1107 card and a 300ms one shot (time-out) is triggered. The Busy should not be set for more than 300ms. (Refer description of Status Bit 6, SB6, Chapter 6.1.7.)

The device activation is performed by removing the reset condition for the "Read Gate" and enable resetting of the EQUALDFF. Since CLEAR = BUSY the EQUALDFF will be cleared when the read/write heads arrive at the addressed sector. This is indicated when the EQUAL signal is active. An active "EQUALD" signal is one of the conditions for setting the "Read Gate" and the "Write Gate". Without Read or Write gate active, no data transfer can take place to and from the HAWK.

CW2, when active, will enable for any Read or Write operation.




Figure 7.1: Activate Device - Illustration

# 7.1.4 *CW3* – *Test Mode*

The controller will be set in the Test Mode of operation by executing:

SAA 10 IOX 505

This mode of operation simplifies check-out and maintenance. In test mode the basic parts of the controller operate in the same way as during a normal disk transfer, without a disk unit being connected.

NOTE: If a disk unit is connected to the controller, the unit should be stopped and powered down before running test mode.

While the controller is still in test mode it must substitute:

- The clocks from the unit (refer to Figure 7.2.)
- The serial data from the unit (refer to Figure 7.2.)
- Sector pulses from the unit and (refer to Figure 7.3.)

Inhibit (disable)

Error conditions from the unit (refer to Figure 7.4.)

The error conditions are:

- 1. Ready  $\rightarrow$  Ready
- 2. Fault conditions
- 3. Seek Errors

### 7.1.4.1 Clock and Data Substitutions

Refer to Figure 7.2.

Read clocks (CL) are substituted by a crystal oscillator producing clock pulses at a frequency of 2.5MHz (equivalent to a data cell of 400ns).

The data will be generated by a data pattern generator. The inputs are taken from a bit counter counting the clock pulses. The pattern generator will alternatively generate a 0-1-0-1, etc. and a 1-0-1-0, etc. pattern for alternating memory words. The alternated assembled words will then be:

125252<sub>8</sub> and 052525<sub>8</sub>





Figure 7.2: Clock and Data — Substitution






Figure 7.4: Disable of Unit Error Condition

#### 7.1.4.2 Sector Substitutions

The output of a 800Hz sector clock oscillator is used in Test mode to update the sector counter. The term EQUAL and COMPA will be activated when the sector counter reaches a count specified in sector address (part of the block address). Refer to Figure 7.3.

## 7.1.4.3 Read Operation in Test Mode

In order to perform a Test Read Operation the "Block Address Register" must be loaded with the address of:

125252<sub>8</sub>

which will be done by a:

LDA (125252 IOX 503.

In phase 2 of the addressed sector the entire Block Address will be compared with the address read from the disk, in this case from the data pattern generator.

Address mismatch (SB8) will occur if the Block Address is different from the data pattern generated when a sector address compare occurs (COMPA).

For proper operation the data buffer in core must be checked.

Refer to the normal read operation for further details.

#### 7.1.4.4 Write Operation in Test Mode

Prior to a Test Write operation the output pattern must be set up in a data buffer in core.

For a good check of the data a "Compare Mode" must be specified (described later) along with the Test Mode.

In this combined mode of operation the data written will be compared bit by bit with the output from the data generator. Also, here the Block address of 1252528 must be specified.

The data buffer must then be set up with:

. 125252 052525 125252

etc.

If a data compare error occurs SB10 will set.

Refer to Chapter 7.3 - "Write Operation" for further details.

7.1.5 CW4 — Device Clear

Refer to Figure 7.5.

Α

SAA 20 IOX 505

will set CW4 and a device clear will be performed. Status bits 10 - 12 (SB10 - Compare Error, SB11 - Missing Clock and SB12 - Transfer Complete) will be cleared. The "Device Request" and "Busy" will also be reset. A "Return-to-Zero-Seek" (RTZS) will be commanded provided a time-out occurred.

NOTE: If a "Time-out" (SB6) has occurred the "Busy" has already been reset. Refer to Figure 6.2.

NID 44 040 04




Figure 7.5: Device Clear Illustration

# 7.1.6 CW5-6 — Address Bits 16 and 17

1022





Figure 7.6: Bus Address bits 16 and 17

Bus Address bits 16 and 17 can be specified by CW5 and CW6.

NOTE: One data transfer has to take place within one (by CW5 and CW6) specified 64K memory bank.

# **7.1.7** *CW7-8* – *Not Assigned*

### 7.1.8 *CW9-10 — Unit Select*



Eigura 77. Ilnit Coloction

By CW9 and CW10 one out of four units may be selected in accordance with the table below:

| CW10   | CW9    | Unit No. Selected                             |
|--------|--------|---|
| 0      | 0<br>1 | Unit number 0 selected Unit number 1 selected |
| 1<br>1 | 0<br>1 | Unit number 2 selected Unit number 3 selected |

NOTE 1: For any communication between a unit and the controller, the unit must be selected.

NOTE 2: It should also be noted that one unit is always selected, i.e. one unit selection is dropped only be selecting another.

# 7.1.9 *CW11-12 — Device Operation*




Figure 7.8: Mode Indication

Four modes of operation may be specified by CW11-12 in accordance with the table below. The appropriate LED located on the 1107 card will be hit. Refer to Figure 7.6.

| CW12 | CW11 | Mode Operation |  |
|------|------|----------------|--|
| 0    | 0    | Read Transfer  |  |
| Ö    | 1    | Write Transfer |  |
| 1    | 0    | Read Parity    |  |
| 1    | 1    | Compare Test   |  |

## 7.2 MO – READ TRANSFER

Refer to Figure 7.5 and Chapter 3.1.1, — Sector Format - General Discussion. During a read transfer the data found in phase 5 of the sector format is sent to the controller as a serial bit stream, assembled in the controller to 16 bits words and set to memory. As each word is sent to memory the

- "Core Address Register" is incremented and
- "Word Counter" decremented.

If the word count specified is greater than 128 (one sector) the data read operation will resume on the following sector, Phase 5, until the

- word counter is zero and
- an interrupt is generated if enabled.

(A maximum of 24<sub>10</sub> sectors can be read in one operation.)

## 7.2.1 Detailed Description

During the initialization process the "Block Address" is loaded, holding the values for:


- Cylinder Address
- Head Selection
- Sector Address


Refer to Figure 7.7 for the following discussion.

When CW3 sets (activate device) a "Track Address Strobe" is generated strobing the Cylinder Address (Block Address 6 - 14) into the Cylinder Register in the HAWK, provided the heads were not moving (ON Cylinder). The unit will perform a seek operation to the specified cylinder. The sector address specified in the Block Address 0 - 5 will be compared with the sector address continuously read from the unit. The "Equal" signal will clear the Equald FF activating the "EQUALD" signal. The "Read Enable" FF (Read gate) will set 128 bits into phase 1. (This will be done whether or not a read or write is specified.)

The Read gate will enable the read circuitry in the unit. The speed/frequency and phase syncronization will be established. The controller will now enable data and clocks to the controller after counting 16 "clear zeros".

As we are still in Phase 1 (the pre-amble) only "O"s are written, i.e. only clocks are received at the controller. A term "Search" is generated at the same time as the "Read Gate" is produced enabling a 16 bits clocks counter. 16 new clock pulses will be counted and the carry output will clear the Enable ONE FF producing the term "Enable One". The first data bit appearing on the data line will trigger the "ONE CATCH". The phase generator will go from Phase 1 to Phase 2.





In Phase 2 the "Block Address" is read off the disk and compared bit for bit with the "Block Address Register".

If address mismatch occurs SB8 will set at the beginning of Phase 3.

The address read off the disk in Phase 2 is fed through the "Check Sum Generator". The check word generated should be equal to the check sum read off the disk in Phase 3. If a parity error on the address occurs (the check sums are not equal) SB9 will set in the beginning of Phase 4.

At the beginning of Phase 4 the Read Gate will clear.

The sequence of events up to the end of Phase 3 and the beginning of Phase 4 is the same for a read or a write sequence.

Since read (M0) is now specified the read gate will be turned back on, 128 bits into Phase 4.

The remainder of the sequence of events in Phase 4 are equal to those in Phase I.

Phase 5 will be entered when Phase 4 is terminated with a "ONE CATCH".

In Phase 5, 128 words are assembled and sent to the CPU. This is accomplished by shifting the serial data bits into a shift network located at the 1014 card.

When the bit counter reaches a count of 15 (16 bits are assembled) the following takes place:

 A data channel strobe — DCS — is produced to strobe the assembled data word in the shift network into the Read Register which serves as a one word data buffer.

- The "Word Counter" will be decremented, if not already at zero.
- Initial request will be originated and sent out on the Bus as "Device Request".

The "Device Request" asks "Memory Control" (located in the CPU) for permission to use the Bus and Main Memory. The memory control will issue an "Ingrant" signal when the request has been granted. The "Input" and "Connect" signal will be activated and the "Read Register" will be enabled onto the bus on the way to the main memory.

The same sequence will take place each time the bit counter has counted 16 new bits.

If more than one sector should be read in one operation the EQUALD signal will remain active until "ON Cylinder" or "Busy" is dropped, i.e., if a multisector data transfer is specified (WC  $> 200_8$ ). Error in the block address (SB8, address mismatch) is reported only in the beginning of Phase 3 of the first sector. This is accomplished by dropping the term "COMPA" (ON Address sector) as a result of the sector counter being incremented.

## 7.3 M1 – WRITE TRANSFER

The sequence of events for a write operation are identical to those appearing in a read operation up to the beginning of Phase 4. Refer, therefore to the text for a read transfer and Figure 7.7 and 7.8.

When over the addressed sector the address recorded will be read (Ph2) and checked (Ph3). If "Address Mismatch" occurs it will be reported (SB8) in the beginning of Phase 4, when the "read gate" will also drop. Refer to Figure 7.1 for the following discussion.

The "write gate" will set 16 data cells into phase 4. Only zeros are recorded in this phase up to the bit count of 215 where a one bit (one catch) is recorded and phase 4 terminates.

In phase 5 data from the CPU will be shifted from the shift network located on the 1014 card. That implies that a data word from memory must have been loaded into the shift network before entering phase 5. This is accomplished by the following sequence of events:


- The first "Initial Request" is sent to Memory Control (located in the CPU) as a "DMA request" when "Busy" is set by an "Activate Device" (CW2). This occurs provided the word counter is non-zero and Read is not specified.
- "Memory Control" will return the Ingrant when Memory and Bus are not busy.
- The Ingrant signal will operate the Grant-selector (located on 102 card) to pick the lower inputs.
- The "Connect" signal will be passed on to the Bus along with the Memory Address.

When the Data is read out from memory it will be sent along with the "DMA Data Ready" which will strobe the data into the "Data Write Register" located on the 1014 module.

The Data word will be loaded into the shift network by the term PL (parallel load) to be activated in the beginning of Phase 1 of the addressed sector. The data word will wait there until entering Phase 5. SHTE (shift enable) is then activated.

The data word will be exchanged as serial data (DW&). When the first bit is shifted in the shift network the Data Write Register is ready for a new word from memory and a new "Request" is generated. When the 16th bit has been shifted (indicated by B15  $\rightarrow$  B15) a new PL (parallel load) is applied.

The Data Write Register must then contain the new data word requested 15 clock pulses before. The decrementation of the word counter will take place for every "Request" generated.



If the word counter reaches zero before Phase 5 has terminated, (WC  $<200_8$ ) no further data will be taken from memory (WC = 0 stops further requests) but the write operation will continue until Phase 5 drops.

The last content of the Data Write Register will then be rewritten 2008 — WC number of times. When 128 words are written in Phase 5, Phase 6 will be entered where the 16 bits check word on data (Phase 5) is written. Phase 7, consisting of a 'One' recorded, terminates the write operation in this sector.

If a WC >2008 is specified the write operation will continue in the next sector.

When the word counter reaches zero the "Busy" will clear on the following sector pulse. The EQUALD signal will drop and disable setting of the write gate in the next sector.




Figure 7.12: Read/Write Gate Activation

### 7.4 M2 - READ PARITY




Figure 7.13: Read Parity - Data Flow

During this mode of operation the controller will perform a normal read operation (M1) with one exception:

No device request will be issued, i.e., no data will be transferred to memory. Refer to Figure 7.7.




Figure 7.14: Read/Read Parity Differences

The data read in Phase 5 will generate a check word. This check word will be compared with the check word read in Phase 6. If a parity error occurs (missing or extra bits) it will be reported in Phase 7 as 'Parity Error' - SB9.

A Read Parity mode of operation may be specified to verify the quality of a data recording (write).

#### 7.5 *M3 – COMPARE TEST*




Figure 7.15: Compare Test — Data Flow

In a "Compare test" mode of operation a data field in memory will be compared, bit by bit, with an addressed data field on the unit. SB10 will set if one or more bits were not equal.

See also Figure 5.4 - Status bits 9-11 generation.

A compare test can also be useful with the controller in Test mode. A data field in Main Memory will then be compared, bit by bit, with the output from the data pattern generator.

#### 7.5.1 CW13 — Marginal Recovery

If a read parity error occurs during a Read operation a correct data recovery may be achieved by activating a "Marginal Recovery". The R/W-head will then search back and forth within the addressed track. A successful read may then be accomplished. (Refer also to "Read Recovery" — Chapter 9.2 in "HAWK - Disk System" manual.)

The term "Marg" is sent to the unit from the 1107 card when CWB is set.

#### **7.5.2** *CW14* – *Not Assigned*

#### **7.5.3** *CW15* – *Write Format*

Prior to normal use a disk pack must be formatted. A special program will accomplish this task. This program will write the "Block Address" on every sector on every cylinder on the disk pack. Seen from the controller, a new operation will be initiated for every track — i.e. 24 sectors will be recorded in one operation.

In order to perform a disk formatting the following must be set up:

- Write operation specified (M1)
- Write format specified LDA( IOX 505
- Transfer format switch located on 1107 card (the corresponding LED will be lit — also located on the 1107 card)

Refer to Figure 7.8 for the following discussion.

The disk unit will seek to the addressed cylinder upon an "Activate Device" (CW3) and when heads are "ON Cylinder" and over the first addressed sector the "Equald" signal will become active enabling the "Write Enable" to be set. At start of Phase 1 the Write/Erase gate will be activated.

When the "Activate Device" was commanded the "Busy" will set and the first "initiate Request" will go to "Memory Control" as a DMA request. The "Ingrant' coming back from "Memory Control" will generate "connect". The "CONNECT" and the "Memory Address" will be sent along on the bus. From main memory comes the requested data word along with 'DMA Data Ready" which strobes the data word into the "Data Write Register".

The data word will be loaded into the shift network in the beginning of Phase 1 by a PL (parallel load).

The next data word is requested by the term "SectW" when the first sector pulse comes up on the addressed sector.

Since the "Write/Erase gate" is turned on in the beginning of Phase 1 the write operation starts. However, only zeros are recorded (preamble) until the bit counter reaches a count of 215.

The "ONE CATCH" will be recorded and Phase 1 de-activates. At the time when Phase 2 comes up the term SHTE (shift enable) will become active and the 16 bits address held in the "shift network" will be shifted out by the write clock. Phase 2 will drop after 16 write clocks. In Phase 3 the check word generated in Phase 2 will be written on the disk. Phase 3 through 7 will be recorded as a normal write operation although the data recorded is not relevant (will be overwritten by the first normal write operation). During formatting the write gate will remain up until "Busy" drops (WC = 0).

#### During formatting:

- Only one word is taken from core for each sector Phase 2 the Block address.
- 30<sub>8</sub> addresses can be written in one operation.

#### APPENDIX A

DIAGRAMS

| Probhabilities (1  |       |
|--|-------|
| Ceditri sanglamarsagay   |       |
| etransischen Seine   |       |
| decision or remainder  |       |
| the other contributions of the second  |       |
| Apin, services coercientes (ski  |       |
| The the tendence of tendence of the tendence of tendence of tendence of tenden |       |
| metricin quantitate una vita   | *     |
| The throughput is common to  |       |
| COORDINATE STATESTIC   |       |
| and the same of the  |       |
| Cute contribution  |       |
| Programme and the second of th |       |
| CHEST TO STATE OF THE STATE OF  |       |
| - Company of the Control of the Cont |       |
| ON THE PROPERTY OF THE   |       |
| on description of the second   |       |
| CONTRACTOR CONTRACTOR  |       |
| - description of the second of | See . |
| CHO-ACTE CHOOSE  |       |
| TEACHER CENTRAL SECTION  |       |
| - Annual Control of the Control of t |       |
| Opposition Company of the Company of |       |
| to loo transmission or to  |       |
| distribute de particular de la constante de la |       |
| entraction between the contract  |       |
| on agint later of a fine confidence  |       |
| Alignes of stellars by table to special  |       |
| palater of pillips of the control of |       |
| on ellectratement  | *     |
| in Personal processor on the Section Color   |       |
| and control designations and a   | ÷     |
| and an other city and a seed that the seed   |       |
|  |       |
|  |       |

# APPENDIX B

SIGNAL DEFINITION LIST

| والمبيرة الأراب والمتبعد والمتاسطين بيازه ويتاريخ ويتراوضه ومتعدد المترسد ومدد دعد   |  |  |  | î         |
|--|--|--|--|-----------|
|  |  |  |  | .39       |
|  |  |  |  |           |
| per glikytiin ti jajo kajijane, aperapaparint is ingalpaj (Belijajantis) santijanaj j  |  |  |  |           |
| est francis processor, passas, passas passas ha espande de separativo responsar di despreptibi despri  |  |  |  | ë         |
| andere (elikaro) jim opijatos kanjanaki komponen Lano * opis (opis elikaranjanajne or jarons sa  |  |  |  |           |
| agringan sar musar osmanosmos este notomos (si mais bellingans gibiling glegt d. glisjonannis o  |  |  |  |           |
| AND AND STREET, AND STREET, AND AND STREET, AND AND STREET, AND ST |  |  |  | ę.        |
| Seminated de la compresión de la compres |  |  |  | AN<br>Tab |
| To the property of   |  |  |  |           |

# APPENDIX B - SIGNAL DEFINITION LIST

| Term:      | Origin:            | Description:  |
|------------|--------------------|---|
| A12-15     | 1013               | From MB12-15  |
| B0         | 1039               | Bit count of zero   |
| B1         | 1039               | Bit count of one  |
| B15        | 1039               | Bit count of 15   |
| B127       | 1039               | Bit count of 127  |
| B215       | 1039               | Bit count of 215  |
| B2047      | 1039               | Bit count of 2047   |
| BA0-8      | CPU                | Lower 9 busaddress bits   |
| BC0-10     | 1039               | Bit counter output $(2^0 - 2^{10})$   |
| BCOMPL     | 1013               | Transfer completed. Same as "COMPL".  |
| BCY1       | 1039               | Carry output from stage I (count of 15)   |
| BCY2       | 1039               | Carry output from stage II (count of 255)   |
| BD0-15     | 18 ( <u>—1———)</u> | Bus Data 0-15   |
| BERROR     | 1013               | Generation: ERROR → ERR → BERROR  |
| BRBUSY     | 1013               | Generated from "RBUSY" (reset Busy)   |
| BSTART     | 1022               | Same as Busy.   |
| BUSY       | 1022               | Busy is set by CW2 — "Activate Device" will be cleared when specified operation has terminated. |
| C1         | 1036               | Write clock from crystal oscillator   |
| CAR        | 1022               | Load Core Address Register  |
| CART INDEX | Unit               | Index pulse from unit   |
| CEYL       | Unit               | ON Cylinder from unit   |
| <b>CF</b>  | 1022               | Clear flags. Generated from: (Activate device) + (Clear device) + (Master clear)                |

ID 44 040 0

| Term:      | Origin: | Description:   |
|------------|---------|--|
| CL         | 1039    | Read or Write clock  |
| CLA        | 1107    | Equal address bits (Phase 2)   |
| CLBC       | 1107    | Change phase and clear bit counter. Clock pulse for the phase generator shift network.   |
| CLCC       | 1039    | Read/Write clock in phase 2, 3, 5, or 6.   |
| CLEAR      | 1037    | Same as Busy.  |
| CLINT      | 1022    | Clear interrupt. Generated when "inident" is received and a local interrupt is pending. CLINT will enable the ident code onto the bus. |
| CLP        | 1107    | Sector clock. Pulse shaped "SCP".  |
| COMP IND   | 1039    | Controller in "Compare Test" (M3) mode of operation.   |
| COMPA      | 1107    | (ON Addressed Cylinder) · (Read Gate) · (ON Cylinder)  |
| COMPL      | 1037    | Transfer completed. Generates BCOMPL (word counter zero and next sector pulse).  |
| CON        | 1022    | 'Connect'' sent to CPU. Generated from CONNECT.  |
| CONNECT    | 1022    | Connect generated from TCONNECT OR DCONNECT.   |
| CRC        | Unit    | Read clock from unit.  |
| CREADY     | Unit    | Ready reported from unit.  |
| CW         | 1022    | Control Word.  |
| DATA READY | 1022    | Generated from "DMA Data Ready".   |
| DATA WRITE | 1036    | Encoded data sent to unit as "DWD".  |
| DB1        |         |  |
| DCONNECT   | 1022    | Connect generated from a request being granted (REQUEST · INGRANT).  |

| Term:              | Origin: | Description:   |
|--------------------|---------|--|
| DCS                | 1037    | Data channel strobe. Strobes the 16 bits assembled word into a read buffer register.       |
| DEG**              | 1036    | Erase gate to unit.  |
| DEQL               | 1022    | Device equal. Generated when the addressed device is found.                                |
| DEVICE<br>REQUEST  | 1014    | Generated by "Initiate Request".   |
| DHS0               | 1036    | Head Select zero (CW5).  |
| DHS1               | 1036    | Head Select one (CW15).  |
| DIEN               | 1022    | Same as SB0.   |
| DIERR              | 1036    | Disk error. Inclusive OR of "Fault" and "Seek Error" from unit.                            |
| DINPUT             | 1022    | Data input generated as a function of (READ) · (REQUEST GRANTED).                          |
| DMA DATA<br>READY  | CPU     | Strobe signal for data from memory.  |
| DMA REQUEST        | 1022    | Generated from "Initiate Request" through "Device Request".                                |
| DR0                | 1022    | Same as BA0. Used for register type decoding.  |
| DR1                | 1022    | Same as BA1. Used for register type decoding.  |
| DR2                | 1022    | Same as BA2. Used for register type decoding.  |
| DRD- 2011 - 11024  | 1039    | Serial data from unit during read or serial data from test pattern generator in test mode. |
| DREQ (1884) (1884) | 1022    | Granted device request. (REQ · INGRANT)  |
| DRG                | 1036    | Read Gate to unit.   |
| DRTZ               | 1036    | "Return to Zero Seek" command.   |

| Term:      | Origin: | Description:  |
|------------|---------|---|
| DTAS       | 1036    | Track address strobe to unit. Generated from "TAS".                     |
| DW7        | 1014    | Serial bit output from shift network.                                   |
| DWC        | 1037    | Decrement word counter  |
| DWD        | 1036    | Encoded data to unit.   |
| DWG        | 1036    | Write gate to unit.   |
| E15        | 1107    | 16 equal address bits. (verified on addressed sector.)                  |
| EG         | 1107    | End of phase ONE or FOUR.   |
| EIEN       | 1022    | Same as SB1.  |
| EINPUT     | 1022    | Input specified from a read operation.                                  |
| EN         | 1014    | Enable 16 bits driver to bus.   |
| EQUAL      | 1107    | ON Addressed Sector.  |
| EQUALD     | 1037    | (ON Addressed Sector) (ON Cylinder).                                    |
| ERASE GATE | 1037    | ERASE Gate. Enable the erase circuitry in the unit. Same as Write Gate. |
| ERR        | 1013    | Generated from "ERROR".   |
| ERROR      | 1037    | Inclusive OR of Errors. (SB5-11) · (Same as SB4)                        |
| ERROR IND  | 1039    | Error condition(s) occurred.  |
| EXT SECT   | 1107    | Pulse shaped ("SCP") Sector Clocks.                                     |
| FAULT      | Unit    | Fault condition reported from unit.                                     |
| FINISHED   | 1022    | Same as SB3.  |
| FORMAT ON  | 1107    | Write Format switch located on 1107-card closed.                        |
| IND        | 1036    | Index clock pulse from unit.  |

| Term:              | Origin:               | Description:  |
|--------------------|-----------------------|---|
| INGRANT            | CPU - CPU             | Give the DMA permission to use the bus and memory.  |
|                    | CPU *                 | Timing and identification signal for the address lines when an Ident instruction is executed. |
| INPUT              | 1022                  | "Input" sent to CPU.  |
|                    | 1022                  | Interrupt local interrupt generated on the level specified by the Ident instruction.          |
|                    | CPU SA -1             | Timing and identification signal for the address lines when an IOX instruction is executed.   |
| IRQ                | 1037                  | Initiate Request.   |
| LBLOCK             | 1013                  | Load Block Address (IOX 503)  |
| LCW                | 1013                  | Load Control Word (IOX 505)   |
| LEV11              | 1022                  | Local interrupt generated. Activates interrupt on Level 11.                                   |
| MO                 | 1013                  | Read transfer specified.  |
| M1                 | 1013                  | Write transfer specified.   |
| M2                 | 1013                  | Read parity specified.  |
| M3                 | 1013                  | Compare test specified.   |
| MARG               | 1107                  | Marginal recovery (initiated from CW13).  |
| MC                 | 1014                  | Master Clear. Generated from MCM.   |
| MCM                | 1022                  | Master Clear. Generated from Master Clear button in CPU or programmed Master Clear            |
|                    |                       | (CW4).  |
| MDB0-15            | ja <u>na da</u> da da | Local data bus.   |
| MIS                | 1013                  | Read Block Address.   |
| MS 19 January 1994 | 1037                  | Pulse generated through transition of Busy → Busy.  |
| MSP                | 1013                  | Write format (CW15).  |

| Term:      | Origin: | Description:   |
|------------|---------|--|
| ON CYL     | 1036    | ON Cylinder from unit. Generated from "CEYL".                            |
| ONES CATCH | 1037    | A "one" detected in phase 1 or 4.  |
| OP IND     | 1039    | Operation indicator. Controller in "Busy" state.                         |
| OUTGRANT   | 1022    | Ingrant sent out as outgrant for a device not holding a local request.   |
| OUT IDENT  | 1022    | Inident sent out as outident for a device not holding a local interrupt. |
| PARITY IND | 1039    | Controller in "Read Parity" (M2) mode of operation.                      |
| PH1        | 1107    | Phase one.   |
| PH2        | 1107    | Phase two.   |
| PH3        | 1107    | Phase three.   |
| PH4        | 1107    | Phase four.  |
| PH5        | 1107    | Phase five.  |
| PH6        | 1107    | Phase six.   |
| PH7        | 1107    | Phase seven.   |
| PH8        | 1107    | Phase eight.   |
| PH14       | 1039    | Phase one or four.   |
| PH25       | 1039    | Phase two or five.   |
| PH36       | 1039    | Phase three or six.  |
| PH47       | 1039    | Phase four or seven.   |
| PH2356     | 1039    | Phase two, three, five, or six.  |
| PH1E       | 1107    | End of phase one.  |
| PL         | 1037    | Parallel load of shift network   |

| Term:        | Origin:        | Description:  |
|--------------|----------------|---|
| RBUSY        | 1037           | Reset Busy.   |
| RC<br>% (93) | 1036           | Pulse shaped and Phase compensated read clock from unit.  |
| RCAR         | 1022           | Read core address register (IOX 500).   |
| RD           | 1036           | Read data from unit. Generated from "RRD".  |
| RDA          | 1013           | Read Block Address in Test mode.  |
| READ         | 1037           | Read. Same as Write (M1)  |
| READ DATA    | 1039           | Serial data. From unit under normal operation, from test pattern generator in Test mode of operation. |
| READ EN      | 1037           | Same as "READ GATE".  |
| READ GATE    | 1037           | Read gate. Enable read circuitry in unit.   |
| READ IND     | 1039           | Read indicator.   |
| READY        | 1036           | Ready reported from unit. Generated from "CREADY".  |
|              | 1014           | Same as "Device Request". Generated from IRQ — Initiate Request.                                      |
| RRD          | Unit           | Read data from unit.  |
| RRQ          | 1022           | Reset request. Generated when a request is granted.   |
| RSECT        | 1013           | Read sector counter.  |
| RSTAT        | 1022<br>& 1013 | Read Status (IOX 504)   |
| RTZ          | 1037           | "Return to Zero Seek" command.  |
| SB0          | 1022           | Status bit number 0. Ready for transfer interrupt enabled.  |
| SB1          | 1022           | Status bit number 1. Error interrupt enabled.   |
| SB2          | 1022           | Status bit number 2. Device active.   |


| Term:        | Origin: | Description:   |
|--------------|---------|--|
| SB3          | 1022    | Status bit number 3. Device ready for transfer.  |
| SB4          | 1022    | Status bit number 4. Inclusive OR of errors (status bits 5-11).                                      |
| SB5          | 1107    | Status bit number 5. Write protect violate.  |
| SB6          | 1037    | Status bit number 6. Time out.   |
| SB7          | 1036    | Status bit number 7. Hardware error.   |
| SB8          | 1107    | Status bit number 8. Address mismatch.   |
| SB9          | 1039    | Status bit number 9. Parity error.   |
| SB10         |         | Status bit number 10. Compare error.   |
| SB11         | 1037    | Status bit number 11. Missing clock(s).  |
| SB12         |         | Status bit number 12. Transfer complete.   |
| SB13         | 1037    | Status bit number 13. Transfer on.   |
| SB14         | 1107    | Status bit number 14. ON Cylinder.   |
| SB15         |         | Status bit number 15. Bit 15 loaded by previous control word.  |
| SC           | 1107    | Pulse shaped sector clock. From unit in normal operation. From sector clock oscillator in test mode. |
| SCP          | 1107    | Sector Clock. From unit in normal operation. From sector clock oscillator in test mode.              |
| SEARCH       | 1039    | Search for "1" data after bit count of 128 in phase 1 or 4.  |
| SECT         | 1107    | Same as "SC".  |
| SECTOR       | Unit    | Sector clock from unit.  |
| SECTOR CLOCK | 1107    | Sector clock from unit. Generated from "SECTOR".   |
| SECT W       | 1037    | Sect · WF · Write EN.  |
| SEEK ERROR   | Unit    | Seek error reported from unit.   |


| Term:                  | Origin:          | Description:  |
|------------------------|------------------|---|
| SEL1) Program a result | / <b>1107</b> () | Constant active.  |
| SEL2                   |                  | Constant active.  |
| SHTE                   | 1037             | Shift enable .  |
| <b>SL</b>              | 1037             | Pulse shaped Read/Write clock. Generated from (CL).   |
| SS                     | 1107             | Test sector counter feedback.   |
| START                  | 1013             | Same as Busy.   |
| T15                    | 1039             | Check sum generator feedback.   |
| TA0-8                  | 1036             | Track address bits 0-8.   |
| TAS                    | 1039             | Track address strobe. Strobe the track address bits into the "cylinder address register" in |
|                        | panting kingling | the unit.   |
| TCONNECT               | 1022             | Connect generated from (Inident INT) an interrupt being identified.                         |
| TEST                   | 1013             | Controller in test mode of operation (CW3).   |
| TIME OUT               | 1037             | Time out. Same as SB6. Specified operation exceeded 300ms.                                  |
| TINT                   | 1022             | Same as "Int".  |
| TSC0-4                 | 1107             | Test sector bits.   |
| US0-3                  | 1036             | Unit 0-3 select lines to unit.  |
| USB1                   | Unit             | Unit sector bit number 0.   |
| USB2                   | Unit             | Unit sector bit number 1.   |
| USB4                   | Unit             | Unit sector bit number 2.   |
| USB8                   | Unit             | Unit sector bit number 3.   |
| USB16                  | Unit             | Unit sector bit number 4.   |
| WCS                    | 1013             | Word counter strobe (load word counter).  |
| WCZ                    | 1014             | Word count of zero.   |


| Term:      | Origin:       | Description:  |
|------------|---------------|---|
| WD         | 1039          | Serial data to be encoded.  |
| WEN        | 1037          | Generated from: (Write) · (Write Enable) + '(M3) · (Read Enable). |
| WF         | 1037          | Write format.   |
| WPED       | Unit/<br>1107 | Write protect violation.  |
| WRITE      | 1037          | Write. M1 specified.  |
| WRITE CORE | 1037          | Read operation (M0) specified.                                    |
| WRITE EN   | 1037          | Write Enable. Same as Write Gate.                                 |
| WRITE GATE | 1037          | Write gate. Enable the Write circuitry in the unit.               |
| WRITE IND  | 1039          | Write indicator.  |

# APPENDIX C

BACKWIRING PRINT







### APPENDIX D

CONTROLLER
ACTIVITY INDICATORS
(PHYSICAL LOCATIONS)

| Whaterware and and a   |  |  |                |
|--|--|--|----------------|
|  |  |  |                |
| •  |  |  |                |
| Affiliations   |  |  |                |
| re presentation  |  |  |                |
| PRIATE DEPOS   |  |  |                |
| etry elasters  |  |  |                |
| reduced the  |  |  |                |
| r) agraeles  |  |  |                |
| garage and a second a second and a second an |  |  |                |
| Appropriessor  |  |  | Mine<br>No par |
| St documents   |  |  |                |
| agrange or other   |  |  |                |
|  |  |  | 700            |
|  |  |  |                |
| n design of the second   |  |  |                |
| de de la constante de la const |  |  |                |
| To a the property and a second |  |  |                |
| natural proposition  |  |  |                |
| -Address replacement   |  |  |                |
|  |  |  |                |
| man post-sample  |  |  | *              |
| eg et par generale   |  |  |                |
| polytenimonali   |  |  |                |
| at of the state of |  |  |                |
| No.  |  |  |                |
|  |  |  |                |
| ORESTON FOR THE PROPERTY OF  |  |  |                |
| en comprehensive de la com |  |  |                |
| the second secon |  |  |                |
| real-rain-decorate   |  |  |                |
| (Consequence)  |  |  |                |
| nu acquestion de   |  |  | - 80<br>No.    |
| O TENNO MARKET   |  |  |                |
| The state of the s |  |  |                |
|  |  |  |                |
|  |  |  | \$             |
| - Popula des céntimos des céntimos des céntimos de la céntimos de  |  |  | \$             |
|  |  |  |                |
|  |  |  | ٠              |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |
|  |  |  |                |


# APPENDIX E


N-10/HAWK PHYSICAL LAYOUT

| CATGORDE SOUTH PROPERTY.   |  |                 |
|--|--|-----------------|
| Commission of the commission o |  |                 |
| Total Section of calls and section of the second   |  |                 |
| Politician econômico de politica de la composición del composición de la composición de la composición de la composición del composición de la composición del composición de la composición del composición del composición del composición del composición del composición del composici |  | She<br>took     |
| Selection and the content of the con |  | *               |
| enderson from the spirit and enderson from the second  |  |                 |
| cedard hypermise (c. q.C. e.s. leder e roy.  |  |                 |
| Livering and Constitution of C |  |                 |
| Dept. Cold. Co. and Present Microsoft Street Co. Street |  |                 |
| and with the second department of the con-   |  |                 |
| adequate from the second constraints of the  |  |                 |
| A SECURITY OF THE PROPERTY OF  |  | -1%<br>No.      |
| no are impactable application conjusting and an area   |  | The             |
| A STATE OF STREET, STATE OF STATE OF STATE OF STREET, STATE OF STA |  |                 |
| Shirle and a second contract of the second s |  |                 |
| Chilabethous and contrast on the contrast of t |  |                 |
| teran una sellaterate destablishmenterated   |  |                 |
| Ni procede processor allegation of the less  |  |                 |
| opening technological property   |  | 200<br>Va       |
| en estadocessos desarros construiros.  |  | <i>&gt;&gt;</i> |
| Months and the state of the sta |  |                 |
|  |  |                 |



| (miles except)   |           |
|--|-----------|
| Property Distraction   |           |
| ETONO-COURT  |           |
| Description  |           |
| See Statement  |           |
| No. of Control of Control  |           |
| Section 2  |           |
| Spiritor and a   |           |
| N. Zhanek Colonia  |           |
| over contraction   |           |
|  | 2         |
| opposition of the  | •         |
| - Security and   |           |
| distance of the last   |           |
| orjanic rugalinia  |           |
| 100  |           |
| ingeloa  |           |
| State State of   |           |
| de a la principal de la princi |           |
| and out of the   |           |
| -  |           |
| design of the  |           |
| -  |           |
|  |           |
| Account of   |           |
| - Cartesian Contract   |           |
| man de la constanta  |           |
| -  |           |
| Annie i annie i  |           |
| and the second   |           |
| and the same of  |           |
| and and a second   |           |
| all diseases   |           |
| 1  | .44       |
| de la constanta de la constant | Ģ         |
| Christian Carlo Analosa Inchini  | ¢         |
|  | <b>\$</b> |
| dide between the development production of the description of the desc | <b>্</b>  |
| ana manakalan ili biblio kuli saliku minamentu kanaturungan kuli salah kanatuk dalah k | <b>5</b>  |
| i gobest ausschindungsbehöllsche Villation del Austro-Personanter Vorseggeweiser in Austro-Personal  | <b>5</b>  |
| opie de la company de la compa | g<br>F    |
| · · · · · · · · · · · · · · · · · · ·  | ()<br>Pr  |
| odebiumonimina ania odeologiko do Bengera ana endadorenda de de proposal angementa entre organizatuano en apendes des  | <b>9</b>  |
| on demonstration continue and a copartical stable for the analysis and alternative of the provide analysis desired the stable for the continue and the continue | 9<br>F    |
| O interference de control caracteristic de control de des de des controls de control de  | <b>9</b>  |
| · 一种,我们是一个人,我们就是一个人,我们们就是一个人,我们就是一个人,我们就是一个人,我们就是一个人,我们就会不是一个人,我们就是一个人,我们就是一个人,我<br>————————————————————————————————————   | 9         |
| ,这个人,我们就是一个人,我们就是一个人,我们们就是一个人,我们们就是一个人,我们们们就会一个人,我们们们的一个人,我们是一个人,我们们会会会会会会,我们们的一个人,<br>第一个人,我们们也是一个人,我们们们是一个人,我们们们们们是一个人,我们们们们们是一个人,我们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们们  | 9 A       |
|  | 9 4       |
|  | 9 k       |
| ANT  | 9 E       |
|  | 93 A      |
| ,这个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一个一   | 9 4       |
|  | F         |
| (1) おおおおいかのからいからいからいからいからいからいからいからいからいからいからいからいからいか  |           |
|  | F         |
|  |           |
|  |           |
|  |           |
|  |           |
|  |           |
|  |           |
|  |           |
|  |           |







A/S NORSK DATA-ELEKTRONIKK Lørenveien 57, Oslo 5 - Tlf. 21 73 71

# COMMENT AND EVALUATION SHEET

NORD-10/HAWK DISK CONTROLLER March 1976

In order for this manual to develop to the point where it best suits your needs, we must have your comments, corrections, suggestions for additions, etc. Please write down your comments on this pre-addressed form and post it. Please be specific wherever possible.

| FROM: |  |          |
|-------|--|----------|
|       |  |          |
|       |  | antikara |

| Common Co | 1           |
|--|-------------|
| Oliverbelille  |             |
| - Alternatives   |             |
| - delicitation   |             |
| - Document   |             |
| And spinisters   |             |
| - Contraction  |             |
| - Contract and the Contract of |             |
|  |             |
|  |             |
| 1  |             |
| -  | P           |
|  | 7           |
|  | -           |
|  |             |
|  |             |
|  |             |
|  |             |
|  |             |
|  |             |
|  |             |
|  |             |
|  |             |
| 1  |             |
| Carpone  |             |
| -0.00  |             |
| Appropriate Contract   |             |
| AND COMPANY  |             |
| thick flooring to  |             |
| - Green Constitution   |             |
| September Cardina  |             |
| initia busin   |             |
| -  |             |
| and the second   |             |
| ula inglitation of   | <b>.</b>    |
| Bandard had rathe  |             |
| Color Mill (major)   |             |
| Marchine   |             |
| Milders witness  |             |
| arphani sanasi   |             |
| STATE STATE OF   |             |
| ALL AND ADDRESS OF   |             |
| daystone   |             |
| Olo Sand Parket  |             |
| Separation of the last of the  |             |
| on conference  |             |
| Constraint   |             |
| 0.007,007,007  |             |
| Chappening   |             |
| a decimal and a  |             |
|  |             |
| The comment  |             |
|  |             |
| -  |             |
| - Company  | -           |
| o de Carlos  |             |
| Consultation of the last   |             |
| - Contraction  | **          |
| -  | * · · · · · |
|  |             |
| -  |             |
|  |             |
|  |             |
|  |             |
|  |             |
|  |             |

- we make bits for the future